pub struct R(_);
Expand description
Register ISR
reader
Implementations
sourceimpl R
impl R
sourcepub fn alrawf(&self) -> ALRAWF_R
pub fn alrawf(&self) -> ALRAWF_R
Bit 0 - Alarm A write flag This bit is set by hardware when Alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode.
sourcepub fn alrbwf(&self) -> ALRAWF_R
pub fn alrbwf(&self) -> ALRAWF_R
Bit 1 - Alarm B write flag This bit is set by hardware when Alarm B values can be changed, after the ALRBE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode.
sourcepub fn wutwf(&self) -> WUTWF_R
pub fn wutwf(&self) -> WUTWF_R
Bit 2 - Wakeup timer write flag This bit is set by hardware up to 2 RTCCLK cycles after the WUTE bit has been set to 0 in RTC_CR, and is cleared up to 2 RTCCLK cycles after the WUTE bit has been set to 1. The wakeup timer values can be changed when WUTE bit is cleared and WUTWF is set.
sourcepub fn shpf(&self) -> SHPF_R
pub fn shpf(&self) -> SHPF_R
Bit 3 - Shift operation pending This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect.
sourcepub fn inits(&self) -> INITS_R
pub fn inits(&self) -> INITS_R
Bit 4 - Initialization status flag This bit is set by hardware when the calendar year field is different from 0 (Backup domain reset state).
sourcepub fn rsf(&self) -> RSF_R
pub fn rsf(&self) -> RSF_R
Bit 5 - Registers synchronization flag This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSRx, RTC_TRx and RTC_DRx). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF=1), or when in bypass shadow register mode (BYPSHAD=1). This bit can also be cleared by software. It is cleared either by software or by hardware in initialization mode.
sourcepub fn initf(&self) -> INITF_R
pub fn initf(&self) -> INITF_R
Bit 6 - Initialization flag When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.
sourcepub fn alraf(&self) -> ALRAF_R
pub fn alraf(&self) -> ALRAF_R
Bit 8 - Alarm A flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR). This flag is cleared by software by writing 0.
sourcepub fn alrbf(&self) -> ALRBF_R
pub fn alrbf(&self) -> ALRBF_R
Bit 9 - Alarm B flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm B register (RTC_ALRMBR). This flag is cleared by software by writing 0.
sourcepub fn wutf(&self) -> WUTF_R
pub fn wutf(&self) -> WUTF_R
Bit 10 - Wakeup timer flag This flag is set by hardware when the wakeup auto-reload counter reaches 0. This flag is cleared by software by writing 0. This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again.
sourcepub fn tsf(&self) -> TSF_R
pub fn tsf(&self) -> TSF_R
Bit 11 - Time-stamp flag This flag is set by hardware when a time-stamp event occurs. This flag is cleared by software by writing 0.
sourcepub fn tsovf(&self) -> TSOVF_R
pub fn tsovf(&self) -> TSOVF_R
Bit 12 - Time-stamp overflow flag This flag is set by hardware when a time-stamp event occurs while TSF is already set. This flag is cleared by software by writing 0. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a time-stamp event occurs immediately before the TSF bit is cleared.
sourcepub fn tamp1f(&self) -> TAMP1F_R
pub fn tamp1f(&self) -> TAMP1F_R
Bit 13 - RTC_TAMP1 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP1 input. It is cleared by software writing 0
sourcepub fn tamp2f(&self) -> TAMP1F_R
pub fn tamp2f(&self) -> TAMP1F_R
Bit 14 - RTC_TAMP2 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP2 input. It is cleared by software writing 0
sourcepub fn tamp3f(&self) -> TAMP1F_R
pub fn tamp3f(&self) -> TAMP1F_R
Bit 15 - RTC_TAMP3 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP3 input. It is cleared by software writing 0
sourcepub fn recalpf(&self) -> RECALPF_R
pub fn recalpf(&self) -> RECALPF_R
Bit 16 - Recalibration pending Flag The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0. Refer to Re-calibration on-the-fly.
Methods from Deref<Target = R<ISR_SPEC>>
sourcepub fn bits(&self) -> <REG as RegisterSpec>::Ux
pub fn bits(&self) -> <REG as RegisterSpec>::Ux
Reads raw bits from register.
Trait Implementations
Auto Trait Implementations
Blanket Implementations
sourceimpl<T> BorrowMut<T> for T where
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
const: unstable · sourcefn borrow_mut(&mut self) -> &mut T
fn borrow_mut(&mut self) -> &mut T
Mutably borrows from an owned value. Read more