[−][src]Struct sam3x8e::emac::RegisterBlock

#[repr(C)]

pub struct RegisterBlock {
    pub ncr: NCR,
    pub ncfgr: NCFGR,
    pub nsr: NSR,
    pub tsr: TSR,
    pub rbqp: RBQP,
    pub tbqp: TBQP,
    pub rsr: RSR,
    pub isr: ISR,
    pub ier: IER,
    pub idr: IDR,
    pub imr: IMR,
    pub man: MAN,
    pub ptr: PTR,
    pub pfr: PFR,
    pub fto: FTO,
    pub scf: SCF,
    pub mcf: MCF,
    pub fro: FRO,
    pub fcse: FCSE,
    pub ale: ALE,
    pub dtf: DTF,
    pub lcol: LCOL,
    pub ecol: ECOL,
    pub tund: TUND,
    pub cse: CSE,
    pub rre: RRE,
    pub rov: ROV,
    pub rse: RSE,
    pub ele: ELE,
    pub rja: RJA,
    pub usf: USF,
    pub ste: STE,
    pub rle: RLE,
    pub hrb: HRB,
    pub hrt: HRT,
    pub sa1b: SA1B,
    pub sa1t: SA1T,
    pub sa2b: SA2B,
    pub sa2t: SA2T,
    pub sa3b: SA3B,
    pub sa3t: SA3T,
    pub sa4b: SA4B,
    pub sa4t: SA4T,
    pub tid: TID,
    pub usrio: USRIO,
    // some fields omitted
}

Register block

Fields

ncr: NCR

0x00 - Network Control Register

ncfgr: NCFGR

0x04 - Network Configuration Register

nsr: NSR

0x08 - Network Status Register

tsr: TSR

0x14 - Transmit Status Register

rbqp: RBQP

0x18 - Receive Buffer Queue Pointer Register

tbqp: TBQP

0x1c - Transmit Buffer Queue Pointer Register

rsr: RSR

0x20 - Receive Status Register

isr: ISR

0x24 - Interrupt Status Register

ier: IER

0x28 - Interrupt Enable Register

idr: IDR

0x2c - Interrupt Disable Register

imr: IMR

0x30 - Interrupt Mask Register

man: MAN

0x34 - Phy Maintenance Register

ptr: PTR

0x38 - Pause Time Register

pfr: PFR

0x3c - Pause Frames Received Register

fto: FTO

0x40 - Frames Transmitted Ok Register

scf: SCF

0x44 - Single Collision Frames Register

mcf: MCF

0x48 - Multiple Collision Frames Register

fro: FRO

0x4c - Frames Received Ok Register

fcse: FCSE

0x50 - Frame Check Sequence Errors Register

ale: ALE

0x54 - Alignment Errors Register

dtf: DTF

0x58 - Deferred Transmission Frames Register

lcol: LCOL

0x5c - Late Collisions Register

ecol: ECOL

0x60 - Excessive Collisions Register

tund: TUND

0x64 - Transmit Underrun Errors Register

cse: CSE

0x68 - Carrier Sense Errors Register

rre: RRE

0x6c - Receive Resource Errors Register

rov: ROV

0x70 - Receive Overrun Errors Register

rse: RSE

0x74 - Receive Symbol Errors Register

ele: ELE

0x78 - Excessive Length Errors Register

rja: RJA

0x7c - Receive Jabbers Register

usf: USF

0x80 - Undersize Frames Register

ste: STE

0x84 - SQE Test Errors Register

rle: RLE

0x88 - Received Length Field Mismatch Register

hrb: HRB

0x90 - Hash Register Bottom [31:0] Register

hrt: HRT

0x94 - Hash Register Top [63:32] Register

sa1b: SA1B

0x98 - Specific Address 1 Bottom Register

sa1t: SA1T

0x9c - Specific Address 1 Top Register

sa2b: SA2B

0xa0 - Specific Address 2 Bottom Register

sa2t: SA2T

0xa4 - Specific Address 2 Top Register

sa3b: SA3B

0xa8 - Specific Address 3 Bottom Register

sa3t: SA3T

0xac - Specific Address 3 Top Register

sa4b: SA4B

0xb0 - Specific Address 4 Bottom Register

sa4t: SA4T

0xb4 - Specific Address 4 Top Register

tid: TID

0xb8 - Type ID Checking Register

usrio: USRIO

0xc0 - User Input/Output Register

Auto Trait Implementations

Blanket Implementations

impl<T> From for T[src]

impl<T, U> TryFrom for T where
    U: Into<T>, [src]

type Error = !

🔬 This is a nightly-only experimental API. (try_from)

The type returned in the event of a conversion error.

impl<T, U> TryInto for T where
    U: TryFrom<T>, [src]

type Error = <U as TryFrom<T>>::Error

🔬 This is a nightly-only experimental API. (try_from)

The type returned in the event of a conversion error.

impl<T, U> Into for T where
    U: From<T>, [src]

impl<T> Borrow for T where
    T: ?Sized, [src]

impl<T> BorrowMut for T where
    T: ?Sized, [src]

impl<T> Any for T where
    T: 'static + ?Sized, [src]