[][src]Enum rp2040::dma::ch8_ctrl_trig::RING_SIZE_A

#[repr(u8)]pub enum RING_SIZE_A {
    RING_NONE,
}

Size of address wrap region. If 0, don't wrap. For values n > 0, only the lower n bits of the address will change. This wraps the address on a (1 << n) byte boundary, facilitating access to naturally-aligned ring buffers.\n\n Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.

Value on reset: 0

Variants

RING_NONE

0: 0

Trait Implementations

impl Clone for RING_SIZE_A[src]

impl Copy for RING_SIZE_A[src]

impl Debug for RING_SIZE_A[src]

impl PartialEq<RING_SIZE_A> for RING_SIZE_A[src]

impl StructuralPartialEq for RING_SIZE_A[src]

Auto Trait Implementations

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized
[src]

impl<T> Borrow<T> for T where
    T: ?Sized
[src]

impl<T> BorrowMut<T> for T where
    T: ?Sized
[src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, 
[src]

impl<T, U> TryFrom<U> for T where
    U: Into<T>, 
[src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, 
[src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.