#[repr(C)]pub struct PCIE_CTRL_TypeDef {Show 52 fields
pub SOFT_RESET: u32,
pub DEV_CONTROL: u32,
pub CLOCK_CONTROL: u32,
pub RESERVED0: u32,
pub SOFT_RESET_DEBUG_INFO: u32,
pub SOFT_RESET_CTLR: u32,
pub RESERVED1: [u32; 2],
pub SEC_ERROR_EVENT_CNT: u32,
pub DED_ERROR_EVENT_CNT: u32,
pub SEC_ERROR_INT: u32,
pub SEC_ERROR_INT_MASK: u32,
pub DED_ERROR_INT: u32,
pub DED_ERROR_INT_MASK: u32,
pub ECC_CONTROL: u32,
pub ECC_ERR_LOC: u32,
pub RAM_MARGIN_1: u32,
pub RAM_MARGIN_2: u32,
pub RAM_POWER_CONTROL: u32,
pub RESERVED2: u32,
pub DEBUG_SEL: u32,
pub RESERVED3: [u32; 2],
pub LTSSM_STATE: u32,
pub PHY_COMMON_INTERFACE: u32,
pub PL_TX_LANEIF_0: u32,
pub PL_RX_LANEIF_0: u32,
pub PL_WAKECLKREQ: u32,
pub RESERVED4: [u32; 4],
pub PCICONF_PCI_IDS_OVERRIDE: u32,
pub PCICONF_PCI_IDS_31_0: u32,
pub PCICONF_PCI_IDS_63_32: u32,
pub PCICONF_PCI_IDS_95_64: u32,
pub RESERVED5: [u32; 4],
pub PCIE_PEX_DEV_LINK_SPC2: u32,
pub PCIE_PEX_SPC: u32,
pub RESERVED6: [u32; 22],
pub PCIE_AXI_MASTER_ATR_CFG0: u32,
pub PCIE_AXI_MASTER_ATR_CFG1: u32,
pub PCIE_AXI_MASTER_ATR_CFG2: u32,
pub RESERVED7: [u32; 5],
pub AXI_SLAVE_PCIE_ATR_CFG0: u32,
pub AXI_SLAVE_PCIE_ATR_CFG1: u32,
pub AXI_SLAVE_PCIE_ATR_CFG2: u32,
pub RESERVED8: [u32; 5],
pub PCIE_BAR_01: u32,
pub PCIE_BAR_23: u32,
pub PCIE_BAR_45: u32,
pub PCIE_EVENT_INT: u32,
pub RESERVED9: [u32; 12],
pub PCIE_BAR_WIN: u32,
pub RESERVED10: [u32; 703],
pub TEST_BUS_IN_31_0: u32,
pub TEST_BUS_IN_63_32: u32,
}Fields§
§SOFT_RESET: u32§DEV_CONTROL: u32§CLOCK_CONTROL: u32§RESERVED0: u32§SOFT_RESET_DEBUG_INFO: u32§SOFT_RESET_CTLR: u32§RESERVED1: [u32; 2]§SEC_ERROR_EVENT_CNT: u32§DED_ERROR_EVENT_CNT: u32§SEC_ERROR_INT: u32§SEC_ERROR_INT_MASK: u32§DED_ERROR_INT: u32§DED_ERROR_INT_MASK: u32§ECC_CONTROL: u32§ECC_ERR_LOC: u32§RAM_MARGIN_1: u32§RAM_MARGIN_2: u32§RAM_POWER_CONTROL: u32§RESERVED2: u32§DEBUG_SEL: u32§RESERVED3: [u32; 2]§LTSSM_STATE: u32§PHY_COMMON_INTERFACE: u32§PL_TX_LANEIF_0: u32§PL_RX_LANEIF_0: u32§PL_WAKECLKREQ: u32§RESERVED4: [u32; 4]§PCICONF_PCI_IDS_OVERRIDE: u32§PCICONF_PCI_IDS_31_0: u32§PCICONF_PCI_IDS_63_32: u32§PCICONF_PCI_IDS_95_64: u32§RESERVED5: [u32; 4]§PCIE_PEX_DEV_LINK_SPC2: u32§PCIE_PEX_SPC: u32§RESERVED6: [u32; 22]§PCIE_AXI_MASTER_ATR_CFG0: u32§PCIE_AXI_MASTER_ATR_CFG1: u32§PCIE_AXI_MASTER_ATR_CFG2: u32§RESERVED7: [u32; 5]§AXI_SLAVE_PCIE_ATR_CFG0: u32§AXI_SLAVE_PCIE_ATR_CFG1: u32§AXI_SLAVE_PCIE_ATR_CFG2: u32§RESERVED8: [u32; 5]§PCIE_BAR_01: u32§PCIE_BAR_23: u32§PCIE_BAR_45: u32§PCIE_EVENT_INT: u32§RESERVED9: [u32; 12]§PCIE_BAR_WIN: u32§RESERVED10: [u32; 703]§TEST_BUS_IN_31_0: u32§TEST_BUS_IN_63_32: u32Trait Implementations§
Source§impl Clone for PCIE_CTRL_TypeDef
impl Clone for PCIE_CTRL_TypeDef
Source§fn clone(&self) -> PCIE_CTRL_TypeDef
fn clone(&self) -> PCIE_CTRL_TypeDef
Returns a duplicate of the value. Read more
1.0.0 · Source§fn clone_from(&mut self, source: &Self)
fn clone_from(&mut self, source: &Self)
Performs copy-assignment from
source. Read moreSource§impl Debug for PCIE_CTRL_TypeDef
impl Debug for PCIE_CTRL_TypeDef
impl Copy for PCIE_CTRL_TypeDef
Auto Trait Implementations§
impl Freeze for PCIE_CTRL_TypeDef
impl RefUnwindSafe for PCIE_CTRL_TypeDef
impl Send for PCIE_CTRL_TypeDef
impl Sync for PCIE_CTRL_TypeDef
impl Unpin for PCIE_CTRL_TypeDef
impl UnwindSafe for PCIE_CTRL_TypeDef
Blanket Implementations§
Source§impl<T> BorrowMut<T> for Twhere
T: ?Sized,
impl<T> BorrowMut<T> for Twhere
T: ?Sized,
Source§fn borrow_mut(&mut self) -> &mut T
fn borrow_mut(&mut self) -> &mut T
Mutably borrows from an owned value. Read more