Module basic

This module implements a basic parser that accepts tokens from the VHDL lexer and emits errors back to it.

Structs

BasicParser