[−][src]Type Definition mk66f18::usbphy::anactrl::W
type W = W<u32, ANACTRL>;
Writer for register ANACTRL
Methods
impl W
[src]
pub fn testclk_sel(&mut self) -> TESTCLK_SEL_W
[src]
Bit 0 - Test clock selection to analog test
pub fn pfd_clkgate(&mut self) -> PFD_CLKGATE_W
[src]
Bit 1 - This bit field controls clock gating (disabling) for the PFD pfd_clk output for power savings when the PFD is not used
pub fn pfd_clk_sel(&mut self) -> PFD_CLK_SEL_W
[src]
Bits 2:3 - This bit field for the PFD selects the frequency relationship between the local pfd_clk output and the exported USB1PFDCLK
pub fn pfd_frac(&mut self) -> PFD_FRAC_W
[src]
Bits 4:9 - PFD fractional divider setting used to select the pfd_clk output frequency
pub fn dev_pulldown(&mut self) -> DEV_PULLDOWN_W
[src]
Bit 10 - Setting this field to 1'b1 will enable the 15kohm pulldown resistors on both USB_DP and USB_DM pins
pub fn emph_pulse_ctrl(&mut self) -> EMPH_PULSE_CTRL_W
[src]
Bits 11:12 - Controls pre-emphasis time duration for the High Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1
pub fn emph_en(&mut self) -> EMPH_EN_W
[src]
Bit 13 - Enables pre-emphasis for the High-Speed TX drivers
pub fn emph_cur_ctrl(&mut self) -> EMPH_CUR_CTRL_W
[src]
Bits 14:15 - Controls the amount of pre-emphasis current added for the High-Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1'b1