[−][src]Struct lpc55s6x_pac::spi0::RegisterBlock
Register block
Fields
cfg: CFG
0x400 - SPI Configuration register
dly: DLY
0x404 - SPI Delay register
stat: STAT
0x408 - SPI Status. Some status flags can be cleared by writing a 1 to that bit position.
intenset: INTENSET
0x40c - SPI Interrupt Enable read and Set. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set.
intenclr: INTENCLR
0x410 - SPI Interrupt Enable Clear. Writing a 1 to any implemented bit position causes the corresponding bit in INTENSET to be cleared.
div: DIV
0x424 - SPI clock Divider
intstat: INTSTAT
0x428 - SPI Interrupt Status
fifocfg: FIFOCFG
0xe00 - FIFO configuration and enable register.
fifostat: FIFOSTAT
0xe04 - FIFO status register.
fifotrig: FIFOTRIG
0xe08 - FIFO trigger settings for interrupt and DMA request.
fifointenset: FIFOINTENSET
0xe10 - FIFO interrupt enable set (enable) and read register.
fifointenclr: FIFOINTENCLR
0xe14 - FIFO interrupt enable clear (disable) and read register.
fifointstat: FIFOINTSTAT
0xe18 - FIFO interrupt status register.
fifowr: FIFOWR
0xe20 - FIFO write data.
fiford: FIFORD
0xe30 - FIFO read data.
fifordnopop: FIFORDNOPOP
0xe40 - FIFO data read with no FIFO pop.
id: ID
0xffc - Peripheral identification register.
Auto Trait Implementations
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src]
T: ?Sized,
fn borrow_mut(&mut self) -> &mut T
[src]
impl<T> From<T> for T
[src]
impl<T, U> Into<U> for T where
U: From<T>,
[src]
U: From<T>,
impl<T> Same<T> for T
type Output = T
Should always be Self
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src]
U: Into<T>,
type Error = Infallible
The type returned in the event of a conversion error.
fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>
[src]
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src]
U: TryFrom<T>,