[−][src]Type Definition lpc55s6x_pac::ahb_secure_ctrl::sec_cpu_int_mask0::R
type R = R<u32, SEC_CPU_INT_MASK0>;
Reader of register SEC_CPU_INT_MASK0
Methods
impl R
[src]
pub fn sys_irq(&self) -> SYS_IRQ_R
[src]
Bit 0 - Watchdog Timer, Brown Out Detectors and Flash Controller interrupts
pub fn sdma0_irq(&self) -> SDMA0_IRQ_R
[src]
Bit 1 - System DMA 0 (non-secure) interrupt.
pub fn gpio_globalint0_irq(&self) -> GPIO_GLOBALINT0_IRQ_R
[src]
Bit 2 - GPIO Group 0 interrupt.
pub fn gpio_globalint1_irq(&self) -> GPIO_GLOBALINT1_IRQ_R
[src]
Bit 3 - GPIO Group 1 interrupt.
pub fn gpio_int0_irq0(&self) -> GPIO_INT0_IRQ0_R
[src]
Bit 4 - Pin interrupt 0 or pattern match engine slice 0 interrupt.
pub fn gpio_int0_irq1(&self) -> GPIO_INT0_IRQ1_R
[src]
Bit 5 - Pin interrupt 1 or pattern match engine slice 1 interrupt.
pub fn gpio_int0_irq2(&self) -> GPIO_INT0_IRQ2_R
[src]
Bit 6 - Pin interrupt 2 or pattern match engine slice 2 interrupt.
pub fn gpio_int0_irq3(&self) -> GPIO_INT0_IRQ3_R
[src]
Bit 7 - Pin interrupt 3 or pattern match engine slice 3 interrupt.
pub fn utick_irq(&self) -> UTICK_IRQ_R
[src]
Bit 8 - Micro Tick Timer interrupt.
pub fn mrt_irq(&self) -> MRT_IRQ_R
[src]
Bit 9 - Multi-Rate Timer interrupt.
pub fn ctimer0_irq(&self) -> CTIMER0_IRQ_R
[src]
Bit 10 - Standard counter/timer 0 interrupt.
pub fn ctimer1_irq(&self) -> CTIMER1_IRQ_R
[src]
Bit 11 - Standard counter/timer 1 interrupt.
pub fn sct_irq(&self) -> SCT_IRQ_R
[src]
Bit 12 - SCTimer/PWM interrupt.
pub fn ctimer3_irq(&self) -> CTIMER3_IRQ_R
[src]
Bit 13 - Standard counter/timer 3 interrupt.
pub fn flexcomm0_irq(&self) -> FLEXCOMM0_IRQ_R
[src]
Bit 14 - Flexcomm 0 interrupt (USART, SPI, I2C, I2S).
pub fn flexcomm1_irq(&self) -> FLEXCOMM1_IRQ_R
[src]
Bit 15 - Flexcomm 1 interrupt (USART, SPI, I2C, I2S).
pub fn flexcomm2_irq(&self) -> FLEXCOMM2_IRQ_R
[src]
Bit 16 - Flexcomm 2 interrupt (USART, SPI, I2C, I2S).
pub fn flexcomm3_irq(&self) -> FLEXCOMM3_IRQ_R
[src]
Bit 17 - Flexcomm 3 interrupt (USART, SPI, I2C, I2S).
pub fn flexcomm4_irq(&self) -> FLEXCOMM4_IRQ_R
[src]
Bit 18 - Flexcomm 4 interrupt (USART, SPI, I2C, I2S).
pub fn flexcomm5_irq(&self) -> FLEXCOMM5_IRQ_R
[src]
Bit 19 - Flexcomm 5 interrupt (USART, SPI, I2C, I2S).
pub fn flexcomm6_irq(&self) -> FLEXCOMM6_IRQ_R
[src]
Bit 20 - Flexcomm 6 interrupt (USART, SPI, I2C, I2S).
pub fn flexcomm7_irq(&self) -> FLEXCOMM7_IRQ_R
[src]
Bit 21 - Flexcomm 7 interrupt (USART, SPI, I2C, I2S).
pub fn adc_irq(&self) -> ADC_IRQ_R
[src]
Bit 22 - General Purpose ADC interrupt.
pub fn reserved0(&self) -> RESERVED0_R
[src]
Bit 23 - Reserved. Read value is undefined, only zero should be written.
pub fn acmp_capt0_irq(&self) -> ACMP_CAPT0_IRQ_R
[src]
Bit 24 - Analog Comparator interrupt.
pub fn reserved1(&self) -> RESERVED1_R
[src]
Bit 25 - Reserved. Read value is undefined, only zero should be written.
pub fn reserved2(&self) -> RESERVED2_R
[src]
Bit 26 - Reserved. Read value is undefined, only zero should be written.
pub fn usb0_needclk(&self) -> USB0_NEEDCLK_R
[src]
Bit 27 - USB Full Speed Controller Clock request interrupt.
pub fn usb0_irq(&self) -> USB0_IRQ_R
[src]
Bit 28 - USB High Speed Controller interrupt.
pub fn rtc_irq(&self) -> RTC_IRQ_R
[src]
Bit 29 - RTC_LITE0_ALARM_IRQ, RTC_LITE0_WAKEUP_IRQ
pub fn reserved3(&self) -> RESERVED3_R
[src]
Bit 30 - Reserved. Read value is undefined, only zero should be written.
pub fn mailbox_irq(&self) -> MAILBOX_IRQ_R
[src]
Bit 31 - Mailbox interrupt.