1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135
#[doc = "Register `CAPCTRL11` reader"] pub struct R(crate::R<CAPCTRL11_SPEC>); impl core::ops::Deref for R { type Target = crate::R<CAPCTRL11_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::convert::From<crate::R<CAPCTRL11_SPEC>> for R { fn from(reader: crate::R<CAPCTRL11_SPEC>) -> Self { R(reader) } } #[doc = "Register `CAPCTRL11` writer"] pub struct W(crate::W<CAPCTRL11_SPEC>); impl core::ops::Deref for W { type Target = crate::W<CAPCTRL11_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::ops::DerefMut for W { #[inline(always)] fn deref_mut(&mut self) -> &mut Self::Target { &mut self.0 } } impl core::convert::From<crate::W<CAPCTRL11_SPEC>> for W { fn from(writer: crate::W<CAPCTRL11_SPEC>) -> Self { W(writer) } } #[doc = "Field `CAPCONn_L` reader - If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of match/captures in this SCT."] pub struct CAPCONN_L_R(crate::FieldReader<u16, u16>); impl CAPCONN_L_R { pub(crate) fn new(bits: u16) -> Self { CAPCONN_L_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for CAPCONN_L_R { type Target = crate::FieldReader<u16, u16>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `CAPCONn_L` writer - If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of match/captures in this SCT."] pub struct CAPCONN_L_W<'a> { w: &'a mut W, } impl<'a> CAPCONN_L_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !0xffff) | (value as u32 & 0xffff); self.w } } #[doc = "Field `CAPCONn_H` reader - If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of match/captures in this SCT."] pub struct CAPCONN_H_R(crate::FieldReader<u16, u16>); impl CAPCONN_H_R { pub(crate) fn new(bits: u16) -> Self { CAPCONN_H_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for CAPCONN_H_R { type Target = crate::FieldReader<u16, u16>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `CAPCONn_H` writer - If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of match/captures in this SCT."] pub struct CAPCONN_H_W<'a> { w: &'a mut W, } impl<'a> CAPCONN_H_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !(0xffff << 16)) | ((value as u32 & 0xffff) << 16); self.w } } impl R { #[doc = "Bits 0:15 - If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of match/captures in this SCT."] #[inline(always)] pub fn capconn_l(&self) -> CAPCONN_L_R { CAPCONN_L_R::new((self.bits & 0xffff) as u16) } #[doc = "Bits 16:31 - If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of match/captures in this SCT."] #[inline(always)] pub fn capconn_h(&self) -> CAPCONN_H_R { CAPCONN_H_R::new(((self.bits >> 16) & 0xffff) as u16) } } impl W { #[doc = "Bits 0:15 - If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of match/captures in this SCT."] #[inline(always)] pub fn capconn_l(&mut self) -> CAPCONN_L_W { CAPCONN_L_W { w: self } } #[doc = "Bits 16:31 - If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of match/captures in this SCT."] #[inline(always)] pub fn capconn_h(&mut self) -> CAPCONN_H_W { CAPCONN_H_W { w: self } } #[doc = "Writes raw bits to the register."] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.0.bits(bits); self } } #[doc = "SCT capture control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [capctrl11](index.html) module"] pub struct CAPCTRL11_SPEC; impl crate::RegisterSpec for CAPCTRL11_SPEC { type Ux = u32; } #[doc = "`read()` method returns [capctrl11::R](R) reader structure"] impl crate::Readable for CAPCTRL11_SPEC { type Reader = R; } #[doc = "`write(|w| ..)` method takes [capctrl11::W](W) writer structure"] impl crate::Writable for CAPCTRL11_SPEC { type Writer = W; } #[doc = "`reset()` method sets CAPCTRL11 to value 0"] impl crate::Resettable for CAPCTRL11_SPEC { #[inline(always)] fn reset_value() -> Self::Ux { 0 } }