1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60
#[doc = "Register `DMA1_ITRIG_ENA_SET` writer"] pub struct W(crate::W<DMA1_ITRIG_ENA_SET_SPEC>); impl core::ops::Deref for W { type Target = crate::W<DMA1_ITRIG_ENA_SET_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::ops::DerefMut for W { #[inline(always)] fn deref_mut(&mut self) -> &mut Self::Target { &mut self.0 } } impl core::convert::From<crate::W<DMA1_ITRIG_ENA_SET_SPEC>> for W { fn from(writer: crate::W<DMA1_ITRIG_ENA_SET_SPEC>) -> Self { W(writer) } } #[doc = "Field `SET` writer - Write : If bit #i = 1, bit #i in DMA1_ITRIG_ENA register is set to 1; if bit #i = 0 , no change in DMA1_ITRIG_ENA register"] pub struct SET_W<'a> { w: &'a mut W, } impl<'a> SET_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !0x7fff) | (value as u32 & 0x7fff); self.w } } impl W { #[doc = "Bits 0:14 - Write : If bit #i = 1, bit #i in DMA1_ITRIG_ENA register is set to 1; if bit #i = 0 , no change in DMA1_ITRIG_ENA register"] #[inline(always)] pub fn set(&mut self) -> SET_W { SET_W { w: self } } #[doc = "Writes raw bits to the register."] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.0.bits(bits); self } } #[doc = "Set one or several bits in DMA1_ITRIG_ENA register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma1_itrig_ena_set](index.html) module"] pub struct DMA1_ITRIG_ENA_SET_SPEC; impl crate::RegisterSpec for DMA1_ITRIG_ENA_SET_SPEC { type Ux = u32; } #[doc = "`write(|w| ..)` method takes [dma1_itrig_ena_set::W](W) writer structure"] impl crate::Writable for DMA1_ITRIG_ENA_SET_SPEC { type Writer = W; } #[doc = "`reset()` method sets DMA1_ITRIG_ENA_SET to value 0"] impl crate::Resettable for DMA1_ITRIG_ENA_SET_SPEC { #[inline(always)] fn reset_value() -> Self::Ux { 0 } }