1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285
#[doc = "Register `SLVADR0` reader"] pub struct R(crate::R<SLVADR0_SPEC>); impl core::ops::Deref for R { type Target = crate::R<SLVADR0_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::convert::From<crate::R<SLVADR0_SPEC>> for R { fn from(reader: crate::R<SLVADR0_SPEC>) -> Self { R(reader) } } #[doc = "Register `SLVADR0` writer"] pub struct W(crate::W<SLVADR0_SPEC>); impl core::ops::Deref for W { type Target = crate::W<SLVADR0_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::ops::DerefMut for W { #[inline(always)] fn deref_mut(&mut self) -> &mut Self::Target { &mut self.0 } } impl core::convert::From<crate::W<SLVADR0_SPEC>> for W { fn from(writer: crate::W<SLVADR0_SPEC>) -> Self { W(writer) } } #[doc = "Slave Address n Disable.\n\nValue on reset: 1"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SADISABLE_A { #[doc = "0: Enabled. Slave Address n is enabled."] ENABLED = 0, #[doc = "1: Ignored Slave Address n is ignored."] DISABLED = 1, } impl From<SADISABLE_A> for bool { #[inline(always)] fn from(variant: SADISABLE_A) -> Self { variant as u8 != 0 } } #[doc = "Field `SADISABLE` reader - Slave Address n Disable."] pub struct SADISABLE_R(crate::FieldReader<bool, SADISABLE_A>); impl SADISABLE_R { pub(crate) fn new(bits: bool) -> Self { SADISABLE_R(crate::FieldReader::new(bits)) } #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SADISABLE_A { match self.bits { false => SADISABLE_A::ENABLED, true => SADISABLE_A::DISABLED, } } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { **self == SADISABLE_A::ENABLED } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { **self == SADISABLE_A::DISABLED } } impl core::ops::Deref for SADISABLE_R { type Target = crate::FieldReader<bool, SADISABLE_A>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `SADISABLE` writer - Slave Address n Disable."] pub struct SADISABLE_W<'a> { w: &'a mut W, } impl<'a> SADISABLE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SADISABLE_A) -> &'a mut W { self.bit(variant.into()) } #[doc = "Enabled. Slave Address n is enabled."] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(SADISABLE_A::ENABLED) } #[doc = "Ignored Slave Address n is ignored."] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(SADISABLE_A::DISABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | (value as u32 & 0x01); self.w } } #[doc = "Field `SLVADR` reader - Slave Address. Seven bit slave address that is compared to received addresses if enabled."] pub struct SLVADR_R(crate::FieldReader<u8, u8>); impl SLVADR_R { pub(crate) fn new(bits: u8) -> Self { SLVADR_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for SLVADR_R { type Target = crate::FieldReader<u8, u8>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `SLVADR` writer - Slave Address. Seven bit slave address that is compared to received addresses if enabled."] pub struct SLVADR_W<'a> { w: &'a mut W, } impl<'a> SLVADR_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x7f << 1)) | ((value as u32 & 0x7f) << 1); self.w } } #[doc = "Automatic NACK operation. Used in conjunction with AUTOACK and AUTOMATCHREAD, allows software to ignore I2C traffic while handling previous I2C data or other operations.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum AUTONACK_A { #[doc = "0: Normal operation, matching I2C addresses are not ignored."] NORMAL = 0, #[doc = "1: Automatic-only mode. All incoming addresses are ignored (NACKed), unless AUTOACK is set, it matches SLVADRn, and AUTOMATCHREAD matches the direction."] AUTOMATIC = 1, } impl From<AUTONACK_A> for bool { #[inline(always)] fn from(variant: AUTONACK_A) -> Self { variant as u8 != 0 } } #[doc = "Field `AUTONACK` reader - Automatic NACK operation. Used in conjunction with AUTOACK and AUTOMATCHREAD, allows software to ignore I2C traffic while handling previous I2C data or other operations."] pub struct AUTONACK_R(crate::FieldReader<bool, AUTONACK_A>); impl AUTONACK_R { pub(crate) fn new(bits: bool) -> Self { AUTONACK_R(crate::FieldReader::new(bits)) } #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> AUTONACK_A { match self.bits { false => AUTONACK_A::NORMAL, true => AUTONACK_A::AUTOMATIC, } } #[doc = "Checks if the value of the field is `NORMAL`"] #[inline(always)] pub fn is_normal(&self) -> bool { **self == AUTONACK_A::NORMAL } #[doc = "Checks if the value of the field is `AUTOMATIC`"] #[inline(always)] pub fn is_automatic(&self) -> bool { **self == AUTONACK_A::AUTOMATIC } } impl core::ops::Deref for AUTONACK_R { type Target = crate::FieldReader<bool, AUTONACK_A>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `AUTONACK` writer - Automatic NACK operation. Used in conjunction with AUTOACK and AUTOMATCHREAD, allows software to ignore I2C traffic while handling previous I2C data or other operations."] pub struct AUTONACK_W<'a> { w: &'a mut W, } impl<'a> AUTONACK_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: AUTONACK_A) -> &'a mut W { self.bit(variant.into()) } #[doc = "Normal operation, matching I2C addresses are not ignored."] #[inline(always)] pub fn normal(self) -> &'a mut W { self.variant(AUTONACK_A::NORMAL) } #[doc = "Automatic-only mode. All incoming addresses are ignored (NACKed), unless AUTOACK is set, it matches SLVADRn, and AUTOMATCHREAD matches the direction."] #[inline(always)] pub fn automatic(self) -> &'a mut W { self.variant(AUTONACK_A::AUTOMATIC) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | ((value as u32 & 0x01) << 15); self.w } } impl R { #[doc = "Bit 0 - Slave Address n Disable."] #[inline(always)] pub fn sadisable(&self) -> SADISABLE_R { SADISABLE_R::new((self.bits & 0x01) != 0) } #[doc = "Bits 1:7 - Slave Address. Seven bit slave address that is compared to received addresses if enabled."] #[inline(always)] pub fn slvadr(&self) -> SLVADR_R { SLVADR_R::new(((self.bits >> 1) & 0x7f) as u8) } #[doc = "Bit 15 - Automatic NACK operation. Used in conjunction with AUTOACK and AUTOMATCHREAD, allows software to ignore I2C traffic while handling previous I2C data or other operations."] #[inline(always)] pub fn autonack(&self) -> AUTONACK_R { AUTONACK_R::new(((self.bits >> 15) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Slave Address n Disable."] #[inline(always)] pub fn sadisable(&mut self) -> SADISABLE_W { SADISABLE_W { w: self } } #[doc = "Bits 1:7 - Slave Address. Seven bit slave address that is compared to received addresses if enabled."] #[inline(always)] pub fn slvadr(&mut self) -> SLVADR_W { SLVADR_W { w: self } } #[doc = "Bit 15 - Automatic NACK operation. Used in conjunction with AUTOACK and AUTOMATCHREAD, allows software to ignore I2C traffic while handling previous I2C data or other operations."] #[inline(always)] pub fn autonack(&mut self) -> AUTONACK_W { AUTONACK_W { w: self } } #[doc = "Writes raw bits to the register."] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.0.bits(bits); self } } #[doc = "Slave address register.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [slvadr0](index.html) module"] pub struct SLVADR0_SPEC; impl crate::RegisterSpec for SLVADR0_SPEC { type Ux = u32; } #[doc = "`read()` method returns [slvadr0::R](R) reader structure"] impl crate::Readable for SLVADR0_SPEC { type Reader = R; } #[doc = "`write(|w| ..)` method takes [slvadr0::W](W) writer structure"] impl crate::Writable for SLVADR0_SPEC { type Writer = W; } #[doc = "`reset()` method sets SLVADR0 to value 0x01"] impl crate::Resettable for SLVADR0_SPEC { #[inline(always)] fn reset_value() -> Self::Ux { 0x01 } }