[−][src]Type Definition imxrt1062_pmu::misc1::R
type R = R<u32, MISC1>;
Reader of register MISC1
Methods
impl R
[src]
pub fn lvds1_clk_sel(&self) -> LVDS1_CLK_SEL_R
[src]
Bits 0:4 - This field selects the clk to be routed to anaclk1/1b.Not related to PMU.
pub fn lvds2_clk_sel(&self) -> LVDS2_CLK_SEL_R
[src]
Bits 5:9 - This field selects the clk to be routed to anaclk2/2b.Not related to PMU.
pub fn lvdsclk1_oben(&self) -> LVDSCLK1_OBEN_R
[src]
Bit 10 - This enables the LVDS output buffer for anaclk1/1b
pub fn lvdsclk2_oben(&self) -> LVDSCLK2_OBEN_R
[src]
Bit 11 - This enables the LVDS output buffer for anaclk2/2b
pub fn lvdsclk1_iben(&self) -> LVDSCLK1_IBEN_R
[src]
Bit 12 - This enables the LVDS input buffer for anaclk1/1b
pub fn lvdsclk2_iben(&self) -> LVDSCLK2_IBEN_R
[src]
Bit 13 - This enables the LVDS input buffer for anaclk2/2b
pub fn pfd_480_autogate_en(&self) -> PFD_480_AUTOGATE_EN_R
[src]
Bit 16 - This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off
pub fn pfd_528_autogate_en(&self) -> PFD_528_AUTOGATE_EN_R
[src]
Bit 17 - This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off
pub fn irq_temppanic(&self) -> IRQ_TEMPPANIC_R
[src]
Bit 27 - This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature
pub fn irq_templow(&self) -> IRQ_TEMPLOW_R
[src]
Bit 28 - This status bit is set to one when the temperature sensor low interrupt asserts for low temperature
pub fn irq_temphigh(&self) -> IRQ_TEMPHIGH_R
[src]
Bit 29 - This status bit is set to one when the temperature sensor high interrupt asserts for high temperature
pub fn irq_ana_bo(&self) -> IRQ_ANA_BO_R
[src]
Bit 30 - This status bit is set to one when when any of the analog regulator brownout interrupts assert
pub fn irq_dig_bo(&self) -> IRQ_DIG_BO_R
[src]
Bit 31 - This status bit is set to one when when any of the digital regulator brownout interrupts assert