[−][src]Type Definition imxrt1062_lcdif::ctrl1_tog::W
type W = W<u32, CTRL1_TOG>;
Writer for register CTRL1_TOG
Methods
impl W
[src]
pub fn vsync_edge_irq(&mut self) -> VSYNC_EDGE_IRQ_W
[src]
Bit 8 - This bit is set to indicate that an interrupt is requested by the LCDIF block
pub fn cur_frame_done_irq(&mut self) -> CUR_FRAME_DONE_IRQ_W
[src]
Bit 9 - This bit is set to indicate that an interrupt is requested by the LCDIF block
pub fn underflow_irq(&mut self) -> UNDERFLOW_IRQ_W
[src]
Bit 10 - This bit is set to indicate that an interrupt is requested by the LCDIF block
pub fn overflow_irq(&mut self) -> OVERFLOW_IRQ_W
[src]
Bit 11 - This bit is set to indicate that an interrupt is requested by the LCDIF block
pub fn vsync_edge_irq_en(&mut self) -> VSYNC_EDGE_IRQ_EN_W
[src]
Bit 12 - This bit is set to enable an interrupt every time the hardware encounters the leading VSYNC edge in the VSYNC and DOTCLK modes, or the beginning of every field in DVI mode
pub fn cur_frame_done_irq_en(&mut self) -> CUR_FRAME_DONE_IRQ_EN_W
[src]
Bit 13 - This bit is set to 1 enable an interrupt every time the hardware enters in the vertical blanking state
pub fn underflow_irq_en(&mut self) -> UNDERFLOW_IRQ_EN_W
[src]
Bit 14 - This bit is set to enable an underflow interrupt in the TXFIFO in the write mode.
pub fn overflow_irq_en(&mut self) -> OVERFLOW_IRQ_EN_W
[src]
Bit 15 - This bit is set to enable an overflow interrupt in the TXFIFO in the write mode.
pub fn byte_packing_format(&mut self) -> BYTE_PACKING_FORMAT_W
[src]
Bits 16:19 - This bitfield is used to show which data bytes in a 32-bit word are valid
pub fn irq_on_alternate_fields(&mut self) -> IRQ_ON_ALTERNATE_FIELDS_W
[src]
Bit 20 - If this bit is set, the LCDIF block will assert the cur_frame_done interrupt only on alternate fields, otherwise it will issue the interrupt on both odd and even field
pub fn fifo_clear(&mut self) -> FIFO_CLEAR_W
[src]
Bit 21 - Set this bit to clear all the data in the latency FIFO (LFIFO), TXFIFO and the RXFIFO.
pub fn start_interlace_from_second_field(
&mut self
) -> START_INTERLACE_FROM_SECOND_FIELD_W
[src]
&mut self
) -> START_INTERLACE_FROM_SECOND_FIELD_W
Bit 22 - The default is to grab the odd lines first and then the even lines
pub fn interlace_fields(&mut self) -> INTERLACE_FIELDS_W
[src]
Bit 23 - Set this bit if it is required that the LCDIF block fetches odd lines in one field and even lines in the other field
pub fn recover_on_underflow(&mut self) -> RECOVER_ON_UNDERFLOW_W
[src]
Bit 24 - Set this bit to enable the LCDIF block to recover in the next field/frame if there was an underflow in the current field/frame
pub fn bm_error_irq(&mut self) -> BM_ERROR_IRQ_W
[src]
Bit 25 - This bit is set to indicate that an interrupt is requested by the LCDIF block
pub fn bm_error_irq_en(&mut self) -> BM_ERROR_IRQ_EN_W
[src]
Bit 26 - This bit is set to enable bus master error interrupt in the LCDIF master mode.
pub fn cs_out_select(&mut self) -> CS_OUT_SELECT_W
[src]
Bit 30 - This bit is CS0/CS1 valid select signals
pub fn image_data_select(&mut self) -> IMAGE_DATA_SELECT_W
[src]
Bit 31 - Command Mode MIPI image data select bit