ic_mu/
lib.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
#![no_std]

use embedded_hal::spi::SpiDevice;
use smallvec::SmallVec;

pub struct ICMU<SPI> {
    spi: SPI,
    buf_tx: SmallVec<[u8; 256]>,
    buf_rx: SmallVec<[u8; 256]>,
}

#[repr(u8)]
enum Opcode {
    Activate = 0xB0,
    SdadTransmission = 0xA6,
    SdadStatus = 0xF5,
    ReadRegister = 0x97,
    WriteRegister = 0xD2,
    RegisterStatusData = 0xAD,
}

impl<SPI: SpiDevice> ICMU<SPI> {
    pub fn new(spi: SPI) -> Self {
        Self {
            spi,
            buf_tx: SmallVec::new(),
            buf_rx: SmallVec::new(),
        }
    }

    pub fn activate(&mut self, active_vector: &[u8]) -> Result<(), SPI::Error> {
        self.buf_tx.push(Opcode::Activate as u8);
        self.buf_tx.extend_from_slice(active_vector);

        let ret = self.spi.write(&self.buf_tx);
        self.buf_tx.clear();
        ret
    }

    pub fn sdad_transmission(&mut self, data_rx: &mut [u8]) -> Result<(), SPI::Error> {
        let bufsize = data_rx.len() + 1;
        self.buf_tx.push(Opcode::SdadTransmission as u8);
        self.buf_tx.resize(bufsize, 0);
        self.buf_rx.resize(bufsize, 0);

        let ret = self.spi.transfer(&mut self.buf_rx, &self.buf_tx);
        data_rx.copy_from_slice(&self.buf_rx[1..bufsize]);
        self.buf_tx.clear();
        self.buf_rx.clear();
        ret
    }

    pub fn sdad_status(&mut self, svalid_vector: &mut [u8]) -> Result<(), SPI::Error> {
        let bufsize = svalid_vector.len() + 1;
        self.buf_tx.push(Opcode::SdadStatus as u8);
        self.buf_tx.resize(bufsize, 0);
        self.buf_rx.resize(bufsize, 0);

        let ret = self.spi.transfer(&mut self.buf_rx, &self.buf_tx);
        svalid_vector.copy_from_slice(&self.buf_rx[1..bufsize]);
        self.buf_tx.clear();
        self.buf_rx.clear();
        ret
    }

    pub fn read_register(&mut self, addr: u8) -> Result<(), SPI::Error> {
        self.buf_tx.push(Opcode::ReadRegister as u8);
        self.buf_tx.push(addr);

        let ret = self.spi.write(&self.buf_tx);
        self.buf_tx.clear();
        ret
    }

    pub fn write_register(&mut self, addr: u8, data_tx: u8) -> Result<(), SPI::Error> {
        self.buf_tx.push(Opcode::WriteRegister as u8);
        self.buf_tx.push(addr);
        self.buf_tx.push(data_tx);

        let ret = self.spi.write(&self.buf_tx);
        self.buf_tx.clear();
        ret
    }

    pub fn register_status_data(&mut self) -> Result<(u8, u8), SPI::Error> {
        self.buf_tx.push(Opcode::RegisterStatusData as u8);
        self.buf_tx.resize(3, 0);

        let ret = self.spi.transfer(&mut self.buf_rx, &self.buf_tx);
        let status_rx = self.buf_rx[1];
        let data_rx = self.buf_rx[2];
        self.buf_tx.clear();
        self.buf_rx.clear();
        ret?;
        Ok((status_rx, data_rx))
    }
}