Struct gd32f1x0_hal::pac::timer1::RegisterBlock [−][src]
#[repr(C)]pub struct RegisterBlock {}Show fields
pub ctl0: Reg<CTL0_SPEC>, pub ctl1: Reg<CTL1_SPEC>, pub smcfg: Reg<SMCFG_SPEC>, pub dmainten: Reg<DMAINTEN_SPEC>, pub intf: Reg<INTF_SPEC>, pub swevg: Reg<SWEVG_SPEC>, pub chctl2: Reg<CHCTL2_SPEC>, pub cnt: Reg<CNT_SPEC>, pub psc: Reg<PSC_SPEC>, pub car: Reg<CAR_SPEC>, pub ch0cv: Reg<CH0CV_SPEC>, pub ch1cv: Reg<CH1CV_SPEC>, pub ch2cv: Reg<CH2CV_SPEC>, pub ch3cv: Reg<CH3CV_SPEC>, pub dmacfg: Reg<DMACFG_SPEC>, pub dmatb: Reg<DMATB_SPEC>, // some fields omitted
Expand description
Register block
Fields
ctl0: Reg<CTL0_SPEC>
Expand description
0x00 - control register 0
ctl1: Reg<CTL1_SPEC>
Expand description
0x04 - control register 1
smcfg: Reg<SMCFG_SPEC>
Expand description
0x08 - Slave mode configuration register
dmainten: Reg<DMAINTEN_SPEC>
Expand description
0x0c - DMA and interrupt enable register
intf: Reg<INTF_SPEC>
Expand description
0x10 - interrupt flag register
swevg: Reg<SWEVG_SPEC>
Expand description
0x14 - event generation register
chctl2: Reg<CHCTL2_SPEC>
Expand description
0x20 - Channel control register 2
cnt: Reg<CNT_SPEC>
Expand description
0x24 - Counter register
psc: Reg<PSC_SPEC>
Expand description
0x28 - Prescaler register
car: Reg<CAR_SPEC>
Expand description
0x2c - Counter auto reload register
ch0cv: Reg<CH0CV_SPEC>
Expand description
0x34 - Channel 0 capture/compare value register
ch1cv: Reg<CH1CV_SPEC>
Expand description
0x38 - Channel 1 capture/compare value register
ch2cv: Reg<CH2CV_SPEC>
Expand description
0x3c - Channel 2 capture/compare value registerV
ch3cv: Reg<CH3CV_SPEC>
Expand description
0x40 - Channel 3 capture/compare value register
dmacfg: Reg<DMACFG_SPEC>
Expand description
0x48 - DMA configuration register
dmatb: Reg<DMATB_SPEC>
Expand description
0x4c - DMA Transfer buffer register
Implementations
impl RegisterBlock
[src]
impl RegisterBlock
[src]pub fn chctl0_input(&self) -> &Reg<CHCTL0_INPUT_SPEC>
[src]
pub fn chctl0_input(&self) -> &Reg<CHCTL0_INPUT_SPEC>
[src]0x18 - Channel control register 0 (input mode)
pub fn chctl0_output(&self) -> &Reg<CHCTL0_OUTPUT_SPEC>
[src]
pub fn chctl0_output(&self) -> &Reg<CHCTL0_OUTPUT_SPEC>
[src]0x18 - Channel control register 0 (output mode)
pub fn chctl1_input(&self) -> &Reg<CHCTL1_INPUT_SPEC>
[src]
pub fn chctl1_input(&self) -> &Reg<CHCTL1_INPUT_SPEC>
[src]0x1c - Channel control register 1 (input mode)
pub fn chctl1_output(&self) -> &Reg<CHCTL1_OUTPUT_SPEC>
[src]
pub fn chctl1_output(&self) -> &Reg<CHCTL1_OUTPUT_SPEC>
[src]0x1c - Channel control register 1 (output mode)