[−]Struct feather_f405::pac::otg_hs_host::RegisterBlock
Register block
Fields
hcfg: Reg<u32, _HCFG>
0x00 - OTG_HS host configuration register
hfir: Reg<u32, _HFIR>
0x04 - OTG_HS Host frame interval register
hfnum: Reg<u32, _HFNUM>
0x08 - OTG_HS host frame number/frame time remaining register
hptxsts: Reg<u32, _HPTXSTS>
0x10 - OTG_HS_Host periodic transmit FIFO/queue status register
haint: Reg<u32, _HAINT>
0x14 - OTG_HS Host all channels interrupt register
haintmsk: Reg<u32, _HAINTMSK>
0x18 - OTG_HS host all channels interrupt mask register
hprt: Reg<u32, _HPRT>
0x40 - OTG_HS host port control and status register
hcchar0: Reg<u32, _HCCHAR0>
0x100 - OTG_HS host channel-0 characteristics register
hcsplt0: Reg<u32, _HCSPLT0>
0x104 - OTG_HS host channel-0 split control register
hcint0: Reg<u32, _HCINT0>
0x108 - OTG_HS host channel-11 interrupt register
hcintmsk0: Reg<u32, _HCINTMSK0>
0x10c - OTG_HS host channel-11 interrupt mask register
hctsiz0: Reg<u32, _HCTSIZ0>
0x110 - OTG_HS host channel-11 transfer size register
hcdma0: Reg<u32, _HCDMA0>
0x114 - OTG_HS host channel-0 DMA address register
hcchar1: Reg<u32, _HCCHAR1>
0x120 - OTG_HS host channel-1 characteristics register
hcsplt1: Reg<u32, _HCSPLT1>
0x124 - OTG_HS host channel-1 split control register
hcint1: Reg<u32, _HCINT1>
0x128 - OTG_HS host channel-1 interrupt register
hcintmsk1: Reg<u32, _HCINTMSK1>
0x12c - OTG_HS host channel-1 interrupt mask register
hctsiz1: Reg<u32, _HCTSIZ1>
0x130 - OTG_HS host channel-1 transfer size register
hcdma1: Reg<u32, _HCDMA1>
0x134 - OTG_HS host channel-1 DMA address register
hcchar2: Reg<u32, _HCCHAR2>
0x140 - OTG_HS host channel-2 characteristics register
hcsplt2: Reg<u32, _HCSPLT2>
0x144 - OTG_HS host channel-2 split control register
hcint2: Reg<u32, _HCINT2>
0x148 - OTG_HS host channel-2 interrupt register
hcintmsk2: Reg<u32, _HCINTMSK2>
0x14c - OTG_HS host channel-2 interrupt mask register
hctsiz2: Reg<u32, _HCTSIZ2>
0x150 - OTG_HS host channel-2 transfer size register
hcdma2: Reg<u32, _HCDMA2>
0x154 - OTG_HS host channel-2 DMA address register
hcchar3: Reg<u32, _HCCHAR3>
0x160 - OTG_HS host channel-3 characteristics register
hcsplt3: Reg<u32, _HCSPLT3>
0x164 - OTG_HS host channel-3 split control register
hcint3: Reg<u32, _HCINT3>
0x168 - OTG_HS host channel-3 interrupt register
hcintmsk3: Reg<u32, _HCINTMSK3>
0x16c - OTG_HS host channel-3 interrupt mask register
hctsiz3: Reg<u32, _HCTSIZ3>
0x170 - OTG_HS host channel-3 transfer size register
hcdma3: Reg<u32, _HCDMA3>
0x174 - OTG_HS host channel-3 DMA address register
hcchar4: Reg<u32, _HCCHAR4>
0x180 - OTG_HS host channel-4 characteristics register
hcsplt4: Reg<u32, _HCSPLT4>
0x184 - OTG_HS host channel-4 split control register
hcint4: Reg<u32, _HCINT4>
0x188 - OTG_HS host channel-4 interrupt register
hcintmsk4: Reg<u32, _HCINTMSK4>
0x18c - OTG_HS host channel-4 interrupt mask register
hctsiz4: Reg<u32, _HCTSIZ4>
0x190 - OTG_HS host channel-4 transfer size register
hcdma4: Reg<u32, _HCDMA4>
0x194 - OTG_HS host channel-4 DMA address register
hcchar5: Reg<u32, _HCCHAR5>
0x1a0 - OTG_HS host channel-5 characteristics register
hcsplt5: Reg<u32, _HCSPLT5>
0x1a4 - OTG_HS host channel-5 split control register
hcint5: Reg<u32, _HCINT5>
0x1a8 - OTG_HS host channel-5 interrupt register
hcintmsk5: Reg<u32, _HCINTMSK5>
0x1ac - OTG_HS host channel-5 interrupt mask register
hctsiz5: Reg<u32, _HCTSIZ5>
0x1b0 - OTG_HS host channel-5 transfer size register
hcdma5: Reg<u32, _HCDMA5>
0x1b4 - OTG_HS host channel-5 DMA address register
hcchar6: Reg<u32, _HCCHAR6>
0x1c0 - OTG_HS host channel-6 characteristics register
hcsplt6: Reg<u32, _HCSPLT6>
0x1c4 - OTG_HS host channel-6 split control register
hcint6: Reg<u32, _HCINT6>
0x1c8 - OTG_HS host channel-6 interrupt register
hcintmsk6: Reg<u32, _HCINTMSK6>
0x1cc - OTG_HS host channel-6 interrupt mask register
hctsiz6: Reg<u32, _HCTSIZ6>
0x1d0 - OTG_HS host channel-6 transfer size register
hcdma6: Reg<u32, _HCDMA6>
0x1d4 - OTG_HS host channel-6 DMA address register
hcchar7: Reg<u32, _HCCHAR7>
0x1e0 - OTG_HS host channel-7 characteristics register
hcsplt7: Reg<u32, _HCSPLT7>
0x1e4 - OTG_HS host channel-7 split control register
hcint7: Reg<u32, _HCINT7>
0x1e8 - OTG_HS host channel-7 interrupt register
hcintmsk7: Reg<u32, _HCINTMSK7>
0x1ec - OTG_HS host channel-7 interrupt mask register
hctsiz7: Reg<u32, _HCTSIZ7>
0x1f0 - OTG_HS host channel-7 transfer size register
hcdma7: Reg<u32, _HCDMA7>
0x1f4 - OTG_HS host channel-7 DMA address register
hcchar8: Reg<u32, _HCCHAR8>
0x200 - OTG_HS host channel-8 characteristics register
hcsplt8: Reg<u32, _HCSPLT8>
0x204 - OTG_HS host channel-8 split control register
hcint8: Reg<u32, _HCINT8>
0x208 - OTG_HS host channel-8 interrupt register
hcintmsk8: Reg<u32, _HCINTMSK8>
0x20c - OTG_HS host channel-8 interrupt mask register
hctsiz8: Reg<u32, _HCTSIZ8>
0x210 - OTG_HS host channel-8 transfer size register
hcdma8: Reg<u32, _HCDMA8>
0x214 - OTG_HS host channel-8 DMA address register
hcchar9: Reg<u32, _HCCHAR9>
0x220 - OTG_HS host channel-9 characteristics register
hcsplt9: Reg<u32, _HCSPLT9>
0x224 - OTG_HS host channel-9 split control register
hcint9: Reg<u32, _HCINT9>
0x228 - OTG_HS host channel-9 interrupt register
hcintmsk9: Reg<u32, _HCINTMSK9>
0x22c - OTG_HS host channel-9 interrupt mask register
hctsiz9: Reg<u32, _HCTSIZ9>
0x230 - OTG_HS host channel-9 transfer size register
hcdma9: Reg<u32, _HCDMA9>
0x234 - OTG_HS host channel-9 DMA address register
hcchar10: Reg<u32, _HCCHAR10>
0x240 - OTG_HS host channel-10 characteristics register
hcsplt10: Reg<u32, _HCSPLT10>
0x244 - OTG_HS host channel-10 split control register
hcint10: Reg<u32, _HCINT10>
0x248 - OTG_HS host channel-10 interrupt register
hcintmsk10: Reg<u32, _HCINTMSK10>
0x24c - OTG_HS host channel-10 interrupt mask register
hctsiz10: Reg<u32, _HCTSIZ10>
0x250 - OTG_HS host channel-10 transfer size register
hcdma10: Reg<u32, _HCDMA10>
0x254 - OTG_HS host channel-10 DMA address register
hcchar11: Reg<u32, _HCCHAR11>
0x260 - OTG_HS host channel-11 characteristics register
hcsplt11: Reg<u32, _HCSPLT11>
0x264 - OTG_HS host channel-11 split control register
hcint11: Reg<u32, _HCINT11>
0x268 - OTG_HS host channel-11 interrupt register
hcintmsk11: Reg<u32, _HCINTMSK11>
0x26c - OTG_HS host channel-11 interrupt mask register
hctsiz11: Reg<u32, _HCTSIZ11>
0x270 - OTG_HS host channel-11 transfer size register
hcdma11: Reg<u32, _HCDMA11>
0x274 - OTG_HS host channel-11 DMA address register
Auto Trait Implementations
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src]
T: ?Sized,
fn borrow_mut(&mut self) -> &mut T
[src]
impl<T> From<T> for T
[src]
impl<T, U> Into<U> for T where
U: From<T>,
[src]
U: From<T>,
impl<T> Same<T> for T
type Output = T
Should always be Self
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src]
U: Into<T>,
type Error = Infallible
The type returned in the event of a conversion error.
fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>
[src]
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src]
U: TryFrom<T>,