esp32s3

Struct INTERRUPT_CORE0

Source 
pub struct INTERRUPT_CORE0 { /* private fields */ }
Expand description

Interrupt Controller (Core 0)

Implementations§

Source§

impl INTERRUPT_CORE0

Source

pub const PTR: *const RegisterBlock = {0x600c2000 as *const interrupt_core0::RegisterBlock}

Pointer to the register block

Source

pub const fn ptr() -> *const RegisterBlock

Return the pointer to the register block

Source

pub unsafe fn steal() -> Self

Steal an instance of this peripheral

§Safety

Ensure that the new instance of the peripheral cannot be used in a way that may race with any existing instances, for example by only accessing read-only or write-only registers, or by consuming the original peripheral and using critical sections to coordinate access between multiple new instances.

Additionally, other software such as HALs may rely on only one peripheral instance existing to ensure memory safety; ensure no stolen instances are passed to such software.

Methods from Deref<Target = RegisterBlock>§

Source

pub fn pro_mac_intr_map(&self) -> &PRO_MAC_INTR_MAP

0x00 - mac interrupt configuration register

Source

pub fn mac_nmi_map(&self) -> &MAC_NMI_MAP

0x04 - mac_nmi interrupt configuration register

Source

pub fn pwr_intr_map(&self) -> &PWR_INTR_MAP

0x08 - pwr interrupt configuration register

Source

pub fn bb_int_map(&self) -> &BB_INT_MAP

0x0c - bb interrupt configuration register

Source

pub fn bt_mac_int_map(&self) -> &BT_MAC_INT_MAP

0x10 - bb_mac interrupt configuration register

Source

pub fn bt_bb_int_map(&self) -> &BT_BB_INT_MAP

0x14 - bt_bb interrupt configuration register

Source

pub fn bt_bb_nmi_map(&self) -> &BT_BB_NMI_MAP

0x18 - bt_bb_nmi interrupt configuration register

Source

pub fn rwbt_irq_map(&self) -> &RWBT_IRQ_MAP

0x1c - rwbt_irq interrupt configuration register

Source

pub fn rwble_irq_map(&self) -> &RWBLE_IRQ_MAP

0x20 - rwble_irq interrupt configuration register

Source

pub fn rwbt_nmi_map(&self) -> &RWBT_NMI_MAP

0x24 - rwbt_nmi interrupt configuration register

Source

pub fn rwble_nmi_map(&self) -> &RWBLE_NMI_MAP

0x28 - rwble_nmi interrupt configuration register

Source

pub fn i2c_mst_int_map(&self) -> &I2C_MST_INT_MAP

0x2c - i2c_mst interrupt configuration register

Source

pub fn slc0_intr_map(&self) -> &SLC0_INTR_MAP

0x30 - slc0 interrupt configuration register

Source

pub fn slc1_intr_map(&self) -> &SLC1_INTR_MAP

0x34 - slc1 interrupt configuration register

Source

pub fn uhci0_intr_map(&self) -> &UHCI0_INTR_MAP

0x38 - uhci0 interrupt configuration register

Source

pub fn uhci1_intr_map(&self) -> &UHCI1_INTR_MAP

0x3c - uhci1 interrupt configuration register

Source

pub fn gpio_interrupt_pro_map(&self) -> &GPIO_INTERRUPT_PRO_MAP

0x40 - gpio_interrupt_pro interrupt configuration register

Source

pub fn gpio_interrupt_pro_nmi_map(&self) -> &GPIO_INTERRUPT_PRO_NMI_MAP

0x44 - gpio_interrupt_pro_nmi interrupt configuration register

Source

pub fn gpio_interrupt_app_map(&self) -> &GPIO_INTERRUPT_APP_MAP

0x48 - gpio_interrupt_app interrupt configuration register

Source

pub fn gpio_interrupt_app_nmi_map(&self) -> &GPIO_INTERRUPT_APP_NMI_MAP

0x4c - gpio_interrupt_app_nmi interrupt configuration register

Source

pub fn spi_intr_1_map(&self) -> &SPI_INTR_1_MAP

0x50 - spi_intr_1 interrupt configuration register

Source

pub fn spi_intr_2_map(&self) -> &SPI_INTR_2_MAP

0x54 - spi_intr_2 interrupt configuration register

Source

pub fn spi_intr_3_map(&self) -> &SPI_INTR_3_MAP

0x58 - spi_intr_3 interrupt configuration register

Source

pub fn spi_intr_4_map(&self) -> &SPI_INTR_4_MAP

0x5c - spi_intr_4 interrupt configuration register

Source

pub fn lcd_cam_int_map(&self) -> &LCD_CAM_INT_MAP

0x60 - lcd_cam interrupt configuration register

Source

pub fn i2s0_int_map(&self) -> &I2S0_INT_MAP

0x64 - i2s0 interrupt configuration register

Source

pub fn i2s1_int_map(&self) -> &I2S1_INT_MAP

0x68 - i2s1 interrupt configuration register

Source

pub fn uart_intr_map(&self) -> &UART_INTR_MAP

0x6c - uart interrupt configuration register

Source

pub fn uart1_intr_map(&self) -> &UART1_INTR_MAP

0x70 - uart1 interrupt configuration register

Source

pub fn uart2_intr_map(&self) -> &UART2_INTR_MAP

0x74 - uart2 interrupt configuration register

Source

pub fn sdio_host_interrupt_map(&self) -> &SDIO_HOST_INTERRUPT_MAP

0x78 - sdio_host interrupt configuration register

Source

pub fn pwm0_intr_map(&self) -> &PWM0_INTR_MAP

0x7c - pwm0 interrupt configuration register

Source

pub fn pwm1_intr_map(&self) -> &PWM1_INTR_MAP

0x80 - pwm1 interrupt configuration register

Source

pub fn pwm2_intr_map(&self) -> &PWM2_INTR_MAP

0x84 - pwm2 interrupt configuration register

Source

pub fn pwm3_intr_map(&self) -> &PWM3_INTR_MAP

0x88 - pwm3 interrupt configuration register

Source

pub fn ledc_int_map(&self) -> &LEDC_INT_MAP

0x8c - ledc interrupt configuration register

Source

pub fn efuse_int_map(&self) -> &EFUSE_INT_MAP

0x90 - efuse interrupt configuration register

Source

pub fn can_int_map(&self) -> &CAN_INT_MAP

0x94 - can interrupt configuration register

Source

pub fn usb_intr_map(&self) -> &USB_INTR_MAP

0x98 - usb interrupt configuration register

Source

pub fn rtc_core_intr_map(&self) -> &RTC_CORE_INTR_MAP

0x9c - rtc_core interrupt configuration register

Source

pub fn rmt_intr_map(&self) -> &RMT_INTR_MAP

0xa0 - rmt interrupt configuration register

Source

pub fn pcnt_intr_map(&self) -> &PCNT_INTR_MAP

0xa4 - pcnt interrupt configuration register

Source

pub fn i2c_ext0_intr_map(&self) -> &I2C_EXT0_INTR_MAP

0xa8 - i2c_ext0 interrupt configuration register

Source

pub fn i2c_ext1_intr_map(&self) -> &I2C_EXT1_INTR_MAP

0xac - i2c_ext1 interrupt configuration register

Source

pub fn spi2_dma_int_map(&self) -> &SPI2_DMA_INT_MAP

0xb0 - spi2_dma interrupt configuration register

Source

pub fn spi3_dma_int_map(&self) -> &SPI3_DMA_INT_MAP

0xb4 - spi3_dma interrupt configuration register

Source

pub fn spi4_dma_int_map(&self) -> &SPI4_DMA_INT_MAP

0xb8 - spi4_dma interrupt configuration register

Source

pub fn wdg_int_map(&self) -> &WDG_INT_MAP

0xbc - wdg interrupt configuration register

Source

pub fn timer_int1_map(&self) -> &TIMER_INT1_MAP

0xc0 - timer_int1 interrupt configuration register

Source

pub fn timer_int2_map(&self) -> &TIMER_INT2_MAP

0xc4 - timer_int2 interrupt configuration register

Source

pub fn tg_t0_int_map(&self) -> &TG_T0_INT_MAP

0xc8 - tg_t0 interrupt configuration register

Source

pub fn tg_t1_int_map(&self) -> &TG_T1_INT_MAP

0xcc - tg_t1 interrupt configuration register

Source

pub fn tg_wdt_int_map(&self) -> &TG_WDT_INT_MAP

0xd0 - tg_wdt interrupt configuration register

Source

pub fn tg1_t0_int_map(&self) -> &TG1_T0_INT_MAP

0xd4 - tg1_t0 interrupt configuration register

Source

pub fn tg1_t1_int_map(&self) -> &TG1_T1_INT_MAP

0xd8 - tg1_t1 interrupt configuration register

Source

pub fn tg1_wdt_int_map(&self) -> &TG1_WDT_INT_MAP

0xdc - tg1_wdt interrupt configuration register

Source

pub fn cache_ia_int_map(&self) -> &CACHE_IA_INT_MAP

0xe0 - cache_ia interrupt configuration register

Source

pub fn systimer_target0_int_map(&self) -> &SYSTIMER_TARGET0_INT_MAP

0xe4 - systimer_target0 interrupt configuration register

Source

pub fn systimer_target1_int_map(&self) -> &SYSTIMER_TARGET1_INT_MAP

0xe8 - systimer_target1 interrupt configuration register

Source

pub fn systimer_target2_int_map(&self) -> &SYSTIMER_TARGET2_INT_MAP

0xec - systimer_target2 interrupt configuration register

Source

pub fn spi_mem_reject_intr_map(&self) -> &SPI_MEM_REJECT_INTR_MAP

0xf0 - spi_mem_reject interrupt configuration register

Source

pub fn dcache_preload_int_map(&self) -> &DCACHE_PRELOAD_INT_MAP

0xf4 - dcache_prelaod interrupt configuration register

Source

pub fn icache_preload_int_map(&self) -> &ICACHE_PRELOAD_INT_MAP

0xf8 - icache_preload interrupt configuration register

Source

pub fn dcache_sync_int_map(&self) -> &DCACHE_SYNC_INT_MAP

0xfc - dcache_sync interrupt configuration register

Source

pub fn icache_sync_int_map(&self) -> &ICACHE_SYNC_INT_MAP

0x100 - icache_sync interrupt configuration register

Source

pub fn apb_adc_int_map(&self) -> &APB_ADC_INT_MAP

0x104 - apb_adc interrupt configuration register

Source

pub fn dma_in_ch0_int_map(&self) -> &DMA_IN_CH0_INT_MAP

0x108 - dma_in_ch0 interrupt configuration register

Source

pub fn dma_in_ch1_int_map(&self) -> &DMA_IN_CH1_INT_MAP

0x10c - dma_in_ch1 interrupt configuration register

Source

pub fn dma_in_ch2_int_map(&self) -> &DMA_IN_CH2_INT_MAP

0x110 - dma_in_ch2 interrupt configuration register

Source

pub fn dma_in_ch3_int_map(&self) -> &DMA_IN_CH3_INT_MAP

0x114 - dma_in_ch3 interrupt configuration register

Source

pub fn dma_in_ch4_int_map(&self) -> &DMA_IN_CH4_INT_MAP

0x118 - dma_in_ch4 interrupt configuration register

Source

pub fn dma_out_ch0_int_map(&self) -> &DMA_OUT_CH0_INT_MAP

0x11c - dma_out_ch0 interrupt configuration register

Source

pub fn dma_out_ch1_int_map(&self) -> &DMA_OUT_CH1_INT_MAP

0x120 - dma_out_ch1 interrupt configuration register

Source

pub fn dma_out_ch2_int_map(&self) -> &DMA_OUT_CH2_INT_MAP

0x124 - dma_out_ch2 interrupt configuration register

Source

pub fn dma_out_ch3_int_map(&self) -> &DMA_OUT_CH3_INT_MAP

0x128 - dma_out_ch3 interrupt configuration register

Source

pub fn dma_out_ch4_int_map(&self) -> &DMA_OUT_CH4_INT_MAP

0x12c - dma_out_ch4 interrupt configuration register

Source

pub fn rsa_int_map(&self) -> &RSA_INT_MAP

0x130 - rsa interrupt configuration register

Source

pub fn aes_int_map(&self) -> &AES_INT_MAP

0x134 - aes interrupt configuration register

Source

pub fn sha_int_map(&self) -> &SHA_INT_MAP

0x138 - sha interrupt configuration register

Source

pub fn cpu_intr_from_cpu_0_map(&self) -> &CPU_INTR_FROM_CPU_0_MAP

0x13c - cpu_intr_from_cpu_0 interrupt configuration register

Source

pub fn cpu_intr_from_cpu_1_map(&self) -> &CPU_INTR_FROM_CPU_1_MAP

0x140 - cpu_intr_from_cpu_1 interrupt configuration register

Source

pub fn cpu_intr_from_cpu_2_map(&self) -> &CPU_INTR_FROM_CPU_2_MAP

0x144 - cpu_intr_from_cpu_2 interrupt configuration register

Source

pub fn cpu_intr_from_cpu_3_map(&self) -> &CPU_INTR_FROM_CPU_3_MAP

0x148 - cpu_intr_from_cpu_3 interrupt configuration register

Source

pub fn assist_debug_intr_map(&self) -> &ASSIST_DEBUG_INTR_MAP

0x14c - assist_debug interrupt configuration register

Source

pub fn dma_apbperi_pms_monitor_violate_intr_map( &self, ) -> &DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP

0x150 - dma_pms_monitor_violatile interrupt configuration register

Source

pub fn core_0_iram0_pms_monitor_violate_intr_map( &self, ) -> &CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP

0x154 - core0_IRam0_pms_monitor_violatile interrupt configuration register

Source

pub fn core_0_dram0_pms_monitor_violate_intr_map( &self, ) -> &CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP

0x158 - core0_DRam0_pms_monitor_violatile interrupt configuration register

Source

pub fn core_0_pif_pms_monitor_violate_intr_map( &self, ) -> &CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP

0x15c - core0_PIF_pms_monitor_violatile interrupt configuration register

Source

pub fn core_0_pif_pms_monitor_violate_size_intr_map( &self, ) -> &CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP

0x160 - core0_PIF_pms_monitor_violatile_size interrupt configuration register

Source

pub fn core_1_iram0_pms_monitor_violate_intr_map( &self, ) -> &CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP

0x164 - core1_IRam0_pms_monitor_violatile interrupt configuration register

Source

pub fn core_1_dram0_pms_monitor_violate_intr_map( &self, ) -> &CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP

0x168 - core1_DRam0_pms_monitor_violatile interrupt configuration register

Source

pub fn core_1_pif_pms_monitor_violate_intr_map( &self, ) -> &CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP

0x16c - core1_PIF_pms_monitor_violatile interrupt configuration register

Source

pub fn core_1_pif_pms_monitor_violate_size_intr_map( &self, ) -> &CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP

0x170 - core1_PIF_pms_monitor_violatile_size interrupt configuration register

Source

pub fn backup_pms_violate_intr_map(&self) -> &BACKUP_PMS_VIOLATE_INTR_MAP

0x174 - backup_pms_monitor_violatile interrupt configuration register

Source

pub fn cache_core0_acs_int_map(&self) -> &CACHE_CORE0_ACS_INT_MAP

0x178 - cache_core0_acs interrupt configuration register

Source

pub fn cache_core1_acs_int_map(&self) -> &CACHE_CORE1_ACS_INT_MAP

0x17c - cache_core1_acs interrupt configuration register

Source

pub fn usb_device_int_map(&self) -> &USB_DEVICE_INT_MAP

0x180 - usb_device interrupt configuration register

Source

pub fn peri_backup_int_map(&self) -> &PERI_BACKUP_INT_MAP

0x184 - peri_backup interrupt configuration register

Source

pub fn dma_extmem_reject_int_map(&self) -> &DMA_EXTMEM_REJECT_INT_MAP

0x188 - dma_extmem_reject interrupt configuration register

Source

pub fn pro_intr_status_0(&self) -> &PRO_INTR_STATUS_0

0x18c - interrupt status register

Source

pub fn pro_intr_status_1(&self) -> &PRO_INTR_STATUS_1

0x190 - interrupt status register

Source

pub fn pro_intr_status_2(&self) -> &PRO_INTR_STATUS_2

0x194 - interrupt status register

Source

pub fn pro_intr_status_3(&self) -> &PRO_INTR_STATUS_3

0x198 - interrupt status register

Source

pub fn clock_gate(&self) -> &CLOCK_GATE

0x19c - clock gate register

Source

pub fn date(&self) -> &DATE

0x7fc - version register

Trait Implementations§

Source§

impl Debug for INTERRUPT_CORE0

Source§

fn fmt(&self, f: &mut Formatter<'_>) -> Result

Formats the value using the given formatter. Read more
Source§

impl Deref for INTERRUPT_CORE0

Source§

type Target = RegisterBlock

The resulting type after dereferencing.
Source§

fn deref(&self) -> &Self::Target

Dereferences the value.
Source§

impl Send for INTERRUPT_CORE0

Auto Trait Implementations§

Blanket Implementations§

Source§

impl<T> Any for T
where T: 'static + ?Sized,

Source§

fn type_id(&self) -> TypeId

Gets the TypeId of self. Read more
Source§

impl<T> Borrow<T> for T
where T: ?Sized,

Source§

fn borrow(&self) -> &T

Immutably borrows from an owned value. Read more
Source§

impl<T> BorrowMut<T> for T
where T: ?Sized,

Source§

fn borrow_mut(&mut self) -> &mut T

Mutably borrows from an owned value. Read more
Source§

impl<T> From<T> for T

Source§

fn from(t: T) -> T

Returns the argument unchanged.

Source§

impl<T, U> Into<U> for T
where U: From<T>,

Source§

fn into(self) -> U

Calls U::from(self).

That is, this conversion is whatever the implementation of From<T> for U chooses to do.

Source§

impl<P, T> Receiver for P
where P: Deref<Target = T> + ?Sized, T: ?Sized,

Source§

type Target = T

🔬This is a nightly-only experimental API. (arbitrary_self_types)
The target type on which the method may be called.
Source§

impl<T, U> TryFrom<U> for T
where U: Into<T>,

Source§

type Error = Infallible

The type returned in the event of a conversion error.
Source§

fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>

Performs the conversion.
Source§

impl<T, U> TryInto<U> for T
where U: TryFrom<T>,

Source§

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.
Source§

fn try_into(self) -> Result<U, <U as TryFrom<T>>::Error>

Performs the conversion.