1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
#[doc = "Register `CACHE_ILG_INT_ENA` reader"]
pub struct R(crate::R<CACHE_ILG_INT_ENA_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<CACHE_ILG_INT_ENA_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<CACHE_ILG_INT_ENA_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<CACHE_ILG_INT_ENA_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `CACHE_ILG_INT_ENA` writer"]
pub struct W(crate::W<CACHE_ILG_INT_ENA_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<CACHE_ILG_INT_ENA_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<CACHE_ILG_INT_ENA_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<CACHE_ILG_INT_ENA_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `ICACHE_SYNC_OP_FAULT_INT_ENA` reader - The bit is used to enable interrupt by sync configurations fault."]
pub type ICACHE_SYNC_OP_FAULT_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `ICACHE_SYNC_OP_FAULT_INT_ENA` writer - The bit is used to enable interrupt by sync configurations fault."]
pub type ICACHE_SYNC_OP_FAULT_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
#[doc = "Field `ICACHE_PRELOAD_OP_FAULT_INT_ENA` reader - The bit is used to enable interrupt by preload configurations fault."]
pub type ICACHE_PRELOAD_OP_FAULT_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `ICACHE_PRELOAD_OP_FAULT_INT_ENA` writer - The bit is used to enable interrupt by preload configurations fault."]
pub type ICACHE_PRELOAD_OP_FAULT_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
#[doc = "Field `DCACHE_SYNC_OP_FAULT_INT_ENA` reader - The bit is used to enable interrupt by sync configurations fault."]
pub type DCACHE_SYNC_OP_FAULT_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `DCACHE_SYNC_OP_FAULT_INT_ENA` writer - The bit is used to enable interrupt by sync configurations fault."]
pub type DCACHE_SYNC_OP_FAULT_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
#[doc = "Field `DCACHE_PRELOAD_OP_FAULT_INT_ENA` reader - The bit is used to enable interrupt by preload configurations fault."]
pub type DCACHE_PRELOAD_OP_FAULT_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `DCACHE_PRELOAD_OP_FAULT_INT_ENA` writer - The bit is used to enable interrupt by preload configurations fault."]
pub type DCACHE_PRELOAD_OP_FAULT_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
#[doc = "Field `DCACHE_WRITE_FLASH_INT_ENA` reader - The bit is used to enable interrupt by dcache trying to write flash."]
pub type DCACHE_WRITE_FLASH_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `DCACHE_WRITE_FLASH_INT_ENA` writer - The bit is used to enable interrupt by dcache trying to write flash."]
pub type DCACHE_WRITE_FLASH_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
#[doc = "Field `MMU_ENTRY_FAULT_INT_ENA` reader - The bit is used to enable interrupt by mmu entry fault."]
pub type MMU_ENTRY_FAULT_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `MMU_ENTRY_FAULT_INT_ENA` writer - The bit is used to enable interrupt by mmu entry fault."]
pub type MMU_ENTRY_FAULT_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
#[doc = "Field `DCACHE_OCCUPY_EXC_INT_ENA` reader - The bit is used to enable interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."]
pub type DCACHE_OCCUPY_EXC_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `DCACHE_OCCUPY_EXC_INT_ENA` writer - The bit is used to enable interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."]
pub type DCACHE_OCCUPY_EXC_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
#[doc = "Field `IBUS_CNT_OVF_INT_ENA` reader - The bit is used to enable interrupt by ibus counter overflow."]
pub type IBUS_CNT_OVF_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `IBUS_CNT_OVF_INT_ENA` writer - The bit is used to enable interrupt by ibus counter overflow."]
pub type IBUS_CNT_OVF_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
#[doc = "Field `DBUS_CNT_OVF_INT_ENA` reader - The bit is used to enable interrupt by dbus counter overflow."]
pub type DBUS_CNT_OVF_INT_ENA_R = crate::BitReader<bool>;
#[doc = "Field `DBUS_CNT_OVF_INT_ENA` writer - The bit is used to enable interrupt by dbus counter overflow."]
pub type DBUS_CNT_OVF_INT_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, u32, CACHE_ILG_INT_ENA_SPEC, bool, O>;
impl R {
#[doc = "Bit 0 - The bit is used to enable interrupt by sync configurations fault."]
#[inline(always)]
pub fn icache_sync_op_fault_int_ena(&self) -> ICACHE_SYNC_OP_FAULT_INT_ENA_R {
ICACHE_SYNC_OP_FAULT_INT_ENA_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - The bit is used to enable interrupt by preload configurations fault."]
#[inline(always)]
pub fn icache_preload_op_fault_int_ena(&self) -> ICACHE_PRELOAD_OP_FAULT_INT_ENA_R {
ICACHE_PRELOAD_OP_FAULT_INT_ENA_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - The bit is used to enable interrupt by sync configurations fault."]
#[inline(always)]
pub fn dcache_sync_op_fault_int_ena(&self) -> DCACHE_SYNC_OP_FAULT_INT_ENA_R {
DCACHE_SYNC_OP_FAULT_INT_ENA_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - The bit is used to enable interrupt by preload configurations fault."]
#[inline(always)]
pub fn dcache_preload_op_fault_int_ena(&self) -> DCACHE_PRELOAD_OP_FAULT_INT_ENA_R {
DCACHE_PRELOAD_OP_FAULT_INT_ENA_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - The bit is used to enable interrupt by dcache trying to write flash."]
#[inline(always)]
pub fn dcache_write_flash_int_ena(&self) -> DCACHE_WRITE_FLASH_INT_ENA_R {
DCACHE_WRITE_FLASH_INT_ENA_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - The bit is used to enable interrupt by mmu entry fault."]
#[inline(always)]
pub fn mmu_entry_fault_int_ena(&self) -> MMU_ENTRY_FAULT_INT_ENA_R {
MMU_ENTRY_FAULT_INT_ENA_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - The bit is used to enable interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."]
#[inline(always)]
pub fn dcache_occupy_exc_int_ena(&self) -> DCACHE_OCCUPY_EXC_INT_ENA_R {
DCACHE_OCCUPY_EXC_INT_ENA_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 7 - The bit is used to enable interrupt by ibus counter overflow."]
#[inline(always)]
pub fn ibus_cnt_ovf_int_ena(&self) -> IBUS_CNT_OVF_INT_ENA_R {
IBUS_CNT_OVF_INT_ENA_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 8 - The bit is used to enable interrupt by dbus counter overflow."]
#[inline(always)]
pub fn dbus_cnt_ovf_int_ena(&self) -> DBUS_CNT_OVF_INT_ENA_R {
DBUS_CNT_OVF_INT_ENA_R::new(((self.bits >> 8) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - The bit is used to enable interrupt by sync configurations fault."]
#[inline(always)]
#[must_use]
pub fn icache_sync_op_fault_int_ena(&mut self) -> ICACHE_SYNC_OP_FAULT_INT_ENA_W<0> {
ICACHE_SYNC_OP_FAULT_INT_ENA_W::new(self)
}
#[doc = "Bit 1 - The bit is used to enable interrupt by preload configurations fault."]
#[inline(always)]
#[must_use]
pub fn icache_preload_op_fault_int_ena(&mut self) -> ICACHE_PRELOAD_OP_FAULT_INT_ENA_W<1> {
ICACHE_PRELOAD_OP_FAULT_INT_ENA_W::new(self)
}
#[doc = "Bit 2 - The bit is used to enable interrupt by sync configurations fault."]
#[inline(always)]
#[must_use]
pub fn dcache_sync_op_fault_int_ena(&mut self) -> DCACHE_SYNC_OP_FAULT_INT_ENA_W<2> {
DCACHE_SYNC_OP_FAULT_INT_ENA_W::new(self)
}
#[doc = "Bit 3 - The bit is used to enable interrupt by preload configurations fault."]
#[inline(always)]
#[must_use]
pub fn dcache_preload_op_fault_int_ena(&mut self) -> DCACHE_PRELOAD_OP_FAULT_INT_ENA_W<3> {
DCACHE_PRELOAD_OP_FAULT_INT_ENA_W::new(self)
}
#[doc = "Bit 4 - The bit is used to enable interrupt by dcache trying to write flash."]
#[inline(always)]
#[must_use]
pub fn dcache_write_flash_int_ena(&mut self) -> DCACHE_WRITE_FLASH_INT_ENA_W<4> {
DCACHE_WRITE_FLASH_INT_ENA_W::new(self)
}
#[doc = "Bit 5 - The bit is used to enable interrupt by mmu entry fault."]
#[inline(always)]
#[must_use]
pub fn mmu_entry_fault_int_ena(&mut self) -> MMU_ENTRY_FAULT_INT_ENA_W<5> {
MMU_ENTRY_FAULT_INT_ENA_W::new(self)
}
#[doc = "Bit 6 - The bit is used to enable interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."]
#[inline(always)]
#[must_use]
pub fn dcache_occupy_exc_int_ena(&mut self) -> DCACHE_OCCUPY_EXC_INT_ENA_W<6> {
DCACHE_OCCUPY_EXC_INT_ENA_W::new(self)
}
#[doc = "Bit 7 - The bit is used to enable interrupt by ibus counter overflow."]
#[inline(always)]
#[must_use]
pub fn ibus_cnt_ovf_int_ena(&mut self) -> IBUS_CNT_OVF_INT_ENA_W<7> {
IBUS_CNT_OVF_INT_ENA_W::new(self)
}
#[doc = "Bit 8 - The bit is used to enable interrupt by dbus counter overflow."]
#[inline(always)]
#[must_use]
pub fn dbus_cnt_ovf_int_ena(&mut self) -> DBUS_CNT_OVF_INT_ENA_W<8> {
DBUS_CNT_OVF_INT_ENA_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "******* Description ***********\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cache_ilg_int_ena](index.html) module"]
pub struct CACHE_ILG_INT_ENA_SPEC;
impl crate::RegisterSpec for CACHE_ILG_INT_ENA_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [cache_ilg_int_ena::R](R) reader structure"]
impl crate::Readable for CACHE_ILG_INT_ENA_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [cache_ilg_int_ena::W](W) writer structure"]
impl crate::Writable for CACHE_ILG_INT_ENA_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets CACHE_ILG_INT_ENA to value 0"]
impl crate::Resettable for CACHE_ILG_INT_ENA_SPEC {
const RESET_VALUE: Self::Ux = 0;
}