Module esp32s3::system::core_1_control_0

source ·
Expand description

Core0 control regiter 0

Structs

CORE_1_CONTROL_0_SPEC
Core0 control regiter 0
R
Register CORE_1_CONTROL_0 reader
W
Register CORE_1_CONTROL_0 writer

Type Definitions

CONTROL_CORE_1_CLKGATE_EN_R
Field CONTROL_CORE_1_CLKGATE_EN reader - Set 1 to open core1 clock
CONTROL_CORE_1_CLKGATE_EN_W
Field CONTROL_CORE_1_CLKGATE_EN writer - Set 1 to open core1 clock
CONTROL_CORE_1_RESETING_R
Field CONTROL_CORE_1_RESETING reader - Set 1 to let core1 reset
CONTROL_CORE_1_RESETING_W
Field CONTROL_CORE_1_RESETING writer - Set 1 to let core1 reset
CONTROL_CORE_1_RUNSTALL_R
Field CONTROL_CORE_1_RUNSTALL reader - Set 1 to stall core1
CONTROL_CORE_1_RUNSTALL_W
Field CONTROL_CORE_1_RUNSTALL writer - Set 1 to stall core1