1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201

#[doc = "Register `SPI_SMEM_DIN_NUM` reader"]
pub struct R(crate::R<SPI_SMEM_DIN_NUM_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SPI_SMEM_DIN_NUM_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SPI_SMEM_DIN_NUM_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SPI_SMEM_DIN_NUM_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SPI_SMEM_DIN_NUM` writer"]
pub struct W(crate::W<SPI_SMEM_DIN_NUM_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SPI_SMEM_DIN_NUM_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SPI_SMEM_DIN_NUM_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SPI_SMEM_DIN_NUM_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SPI_SMEM_DIN0_NUM` reader - SPI_D input delay number."]
pub type SPI_SMEM_DIN0_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DIN0_NUM` writer - SPI_D input delay number."]
pub type SPI_SMEM_DIN0_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_SMEM_DIN1_NUM` reader - SPI_Q input delay number."]
pub type SPI_SMEM_DIN1_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DIN1_NUM` writer - SPI_Q input delay number."]
pub type SPI_SMEM_DIN1_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_SMEM_DIN2_NUM` reader - SPI_WP input delay number."]
pub type SPI_SMEM_DIN2_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DIN2_NUM` writer - SPI_WP input delay number."]
pub type SPI_SMEM_DIN2_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_SMEM_DIN3_NUM` reader - SPI_HD input delay number."]
pub type SPI_SMEM_DIN3_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DIN3_NUM` writer - SPI_HD input delay number."]
pub type SPI_SMEM_DIN3_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_SMEM_DIN4_NUM` reader - SPI_IO4 input delay number."]
pub type SPI_SMEM_DIN4_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DIN4_NUM` writer - SPI_IO4 input delay number."]
pub type SPI_SMEM_DIN4_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_SMEM_DIN5_NUM` reader - SPI_IO5 input delay number."]
pub type SPI_SMEM_DIN5_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DIN5_NUM` writer - SPI_IO5 input delay number."]
pub type SPI_SMEM_DIN5_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_SMEM_DIN6_NUM` reader - SPI_IO6 input delay number."]
pub type SPI_SMEM_DIN6_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DIN6_NUM` writer - SPI_IO6 input delay number."]
pub type SPI_SMEM_DIN6_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_SMEM_DIN7_NUM` reader - SPI_IO7 input delay number."]
pub type SPI_SMEM_DIN7_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DIN7_NUM` writer - SPI_IO7 input delay number."]
pub type SPI_SMEM_DIN7_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
#[doc = "Field `SPI_SMEM_DINS_NUM` reader - SPI_DQS input delay number."]
pub type SPI_SMEM_DINS_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SPI_SMEM_DINS_NUM` writer - SPI_DQS input delay number."]
pub type SPI_SMEM_DINS_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SPI_SMEM_DIN_NUM_SPEC, u8, u8, 2, O>;
impl R {
    #[doc = "Bits 0:1 - SPI_D input delay number."]
    #[inline(always)]
    pub fn spi_smem_din0_num(&self) -> SPI_SMEM_DIN0_NUM_R {
        SPI_SMEM_DIN0_NUM_R::new((self.bits & 3) as u8)
    }
    #[doc = "Bits 2:3 - SPI_Q input delay number."]
    #[inline(always)]
    pub fn spi_smem_din1_num(&self) -> SPI_SMEM_DIN1_NUM_R {
        SPI_SMEM_DIN1_NUM_R::new(((self.bits >> 2) & 3) as u8)
    }
    #[doc = "Bits 4:5 - SPI_WP input delay number."]
    #[inline(always)]
    pub fn spi_smem_din2_num(&self) -> SPI_SMEM_DIN2_NUM_R {
        SPI_SMEM_DIN2_NUM_R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:7 - SPI_HD input delay number."]
    #[inline(always)]
    pub fn spi_smem_din3_num(&self) -> SPI_SMEM_DIN3_NUM_R {
        SPI_SMEM_DIN3_NUM_R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bits 8:9 - SPI_IO4 input delay number."]
    #[inline(always)]
    pub fn spi_smem_din4_num(&self) -> SPI_SMEM_DIN4_NUM_R {
        SPI_SMEM_DIN4_NUM_R::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bits 10:11 - SPI_IO5 input delay number."]
    #[inline(always)]
    pub fn spi_smem_din5_num(&self) -> SPI_SMEM_DIN5_NUM_R {
        SPI_SMEM_DIN5_NUM_R::new(((self.bits >> 10) & 3) as u8)
    }
    #[doc = "Bits 12:13 - SPI_IO6 input delay number."]
    #[inline(always)]
    pub fn spi_smem_din6_num(&self) -> SPI_SMEM_DIN6_NUM_R {
        SPI_SMEM_DIN6_NUM_R::new(((self.bits >> 12) & 3) as u8)
    }
    #[doc = "Bits 14:15 - SPI_IO7 input delay number."]
    #[inline(always)]
    pub fn spi_smem_din7_num(&self) -> SPI_SMEM_DIN7_NUM_R {
        SPI_SMEM_DIN7_NUM_R::new(((self.bits >> 14) & 3) as u8)
    }
    #[doc = "Bits 16:17 - SPI_DQS input delay number."]
    #[inline(always)]
    pub fn spi_smem_dins_num(&self) -> SPI_SMEM_DINS_NUM_R {
        SPI_SMEM_DINS_NUM_R::new(((self.bits >> 16) & 3) as u8)
    }
}
impl W {
    #[doc = "Bits 0:1 - SPI_D input delay number."]
    #[inline(always)]
    pub fn spi_smem_din0_num(&mut self) -> SPI_SMEM_DIN0_NUM_W<0> {
        SPI_SMEM_DIN0_NUM_W::new(self)
    }
    #[doc = "Bits 2:3 - SPI_Q input delay number."]
    #[inline(always)]
    pub fn spi_smem_din1_num(&mut self) -> SPI_SMEM_DIN1_NUM_W<2> {
        SPI_SMEM_DIN1_NUM_W::new(self)
    }
    #[doc = "Bits 4:5 - SPI_WP input delay number."]
    #[inline(always)]
    pub fn spi_smem_din2_num(&mut self) -> SPI_SMEM_DIN2_NUM_W<4> {
        SPI_SMEM_DIN2_NUM_W::new(self)
    }
    #[doc = "Bits 6:7 - SPI_HD input delay number."]
    #[inline(always)]
    pub fn spi_smem_din3_num(&mut self) -> SPI_SMEM_DIN3_NUM_W<6> {
        SPI_SMEM_DIN3_NUM_W::new(self)
    }
    #[doc = "Bits 8:9 - SPI_IO4 input delay number."]
    #[inline(always)]
    pub fn spi_smem_din4_num(&mut self) -> SPI_SMEM_DIN4_NUM_W<8> {
        SPI_SMEM_DIN4_NUM_W::new(self)
    }
    #[doc = "Bits 10:11 - SPI_IO5 input delay number."]
    #[inline(always)]
    pub fn spi_smem_din5_num(&mut self) -> SPI_SMEM_DIN5_NUM_W<10> {
        SPI_SMEM_DIN5_NUM_W::new(self)
    }
    #[doc = "Bits 12:13 - SPI_IO6 input delay number."]
    #[inline(always)]
    pub fn spi_smem_din6_num(&mut self) -> SPI_SMEM_DIN6_NUM_W<12> {
        SPI_SMEM_DIN6_NUM_W::new(self)
    }
    #[doc = "Bits 14:15 - SPI_IO7 input delay number."]
    #[inline(always)]
    pub fn spi_smem_din7_num(&mut self) -> SPI_SMEM_DIN7_NUM_W<14> {
        SPI_SMEM_DIN7_NUM_W::new(self)
    }
    #[doc = "Bits 16:17 - SPI_DQS input delay number."]
    #[inline(always)]
    pub fn spi_smem_dins_num(&mut self) -> SPI_SMEM_DINS_NUM_W<16> {
        SPI_SMEM_DINS_NUM_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "MSPI input timing delay number control register when accesses to Ext_RAM.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [spi_smem_din_num](index.html) module"]
pub struct SPI_SMEM_DIN_NUM_SPEC;
impl crate::RegisterSpec for SPI_SMEM_DIN_NUM_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [spi_smem_din_num::R](R) reader structure"]
impl crate::Readable for SPI_SMEM_DIN_NUM_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [spi_smem_din_num::W](W) writer structure"]
impl crate::Writable for SPI_SMEM_DIN_NUM_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets SPI_SMEM_DIN_NUM to value 0"]
impl crate::Resettable for SPI_SMEM_DIN_NUM_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}