1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
#[doc = "Register `OUT_LINK_CH%s` reader"]
pub struct R(crate::R<OUT_LINK_CH_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<OUT_LINK_CH_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<OUT_LINK_CH_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<OUT_LINK_CH_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `OUT_LINK_CH%s` writer"]
pub struct W(crate::W<OUT_LINK_CH_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<OUT_LINK_CH_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<OUT_LINK_CH_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<OUT_LINK_CH_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `OUTLINK_ADDR_CH` reader - This register stores the 20 least significant bits of the first outlink descriptor's address."]
pub type OUTLINK_ADDR_CH_R = crate::FieldReader<u32, u32>;
#[doc = "Field `OUTLINK_ADDR_CH` writer - This register stores the 20 least significant bits of the first outlink descriptor's address."]
pub type OUTLINK_ADDR_CH_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, OUT_LINK_CH_SPEC, u32, u32, 20, O>;
#[doc = "Field `OUTLINK_STOP_CH` reader - Set this bit to stop dealing with the outlink descriptors."]
pub type OUTLINK_STOP_CH_R = crate::BitReader<bool>;
#[doc = "Field `OUTLINK_STOP_CH` writer - Set this bit to stop dealing with the outlink descriptors."]
pub type OUTLINK_STOP_CH_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUT_LINK_CH_SPEC, bool, O>;
#[doc = "Field `OUTLINK_START_CH` reader - Set this bit to start dealing with the outlink descriptors."]
pub type OUTLINK_START_CH_R = crate::BitReader<bool>;
#[doc = "Field `OUTLINK_START_CH` writer - Set this bit to start dealing with the outlink descriptors."]
pub type OUTLINK_START_CH_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUT_LINK_CH_SPEC, bool, O>;
#[doc = "Field `OUTLINK_RESTART_CH` reader - Set this bit to restart a new outlink from the last address."]
pub type OUTLINK_RESTART_CH_R = crate::BitReader<bool>;
#[doc = "Field `OUTLINK_RESTART_CH` writer - Set this bit to restart a new outlink from the last address."]
pub type OUTLINK_RESTART_CH_W<'a, const O: u8> =
crate::BitWriter<'a, u32, OUT_LINK_CH_SPEC, bool, O>;
#[doc = "Field `OUTLINK_PARK_CH` reader - 1: the outlink descriptor's FSM is in idle state. 0: the outlink descriptor's FSM is working."]
pub type OUTLINK_PARK_CH_R = crate::BitReader<bool>;
impl R {
#[doc = "Bits 0:19 - This register stores the 20 least significant bits of the first outlink descriptor's address."]
#[inline(always)]
pub fn outlink_addr_ch(&self) -> OUTLINK_ADDR_CH_R {
OUTLINK_ADDR_CH_R::new((self.bits & 0x000f_ffff) as u32)
}
#[doc = "Bit 20 - Set this bit to stop dealing with the outlink descriptors."]
#[inline(always)]
pub fn outlink_stop_ch(&self) -> OUTLINK_STOP_CH_R {
OUTLINK_STOP_CH_R::new(((self.bits >> 20) & 1) != 0)
}
#[doc = "Bit 21 - Set this bit to start dealing with the outlink descriptors."]
#[inline(always)]
pub fn outlink_start_ch(&self) -> OUTLINK_START_CH_R {
OUTLINK_START_CH_R::new(((self.bits >> 21) & 1) != 0)
}
#[doc = "Bit 22 - Set this bit to restart a new outlink from the last address."]
#[inline(always)]
pub fn outlink_restart_ch(&self) -> OUTLINK_RESTART_CH_R {
OUTLINK_RESTART_CH_R::new(((self.bits >> 22) & 1) != 0)
}
#[doc = "Bit 23 - 1: the outlink descriptor's FSM is in idle state. 0: the outlink descriptor's FSM is working."]
#[inline(always)]
pub fn outlink_park_ch(&self) -> OUTLINK_PARK_CH_R {
OUTLINK_PARK_CH_R::new(((self.bits >> 23) & 1) != 0)
}
}
impl W {
#[doc = "Bits 0:19 - This register stores the 20 least significant bits of the first outlink descriptor's address."]
#[inline(always)]
pub fn outlink_addr_ch(&mut self) -> OUTLINK_ADDR_CH_W<0> {
OUTLINK_ADDR_CH_W::new(self)
}
#[doc = "Bit 20 - Set this bit to stop dealing with the outlink descriptors."]
#[inline(always)]
pub fn outlink_stop_ch(&mut self) -> OUTLINK_STOP_CH_W<20> {
OUTLINK_STOP_CH_W::new(self)
}
#[doc = "Bit 21 - Set this bit to start dealing with the outlink descriptors."]
#[inline(always)]
pub fn outlink_start_ch(&mut self) -> OUTLINK_START_CH_W<21> {
OUTLINK_START_CH_W::new(self)
}
#[doc = "Bit 22 - Set this bit to restart a new outlink from the last address."]
#[inline(always)]
pub fn outlink_restart_ch(&mut self) -> OUTLINK_RESTART_CH_W<22> {
OUTLINK_RESTART_CH_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Link descriptor configure and control register of Tx channel 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [out_link_ch](index.html) module"]
pub struct OUT_LINK_CH_SPEC;
impl crate::RegisterSpec for OUT_LINK_CH_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [out_link_ch::R](R) reader structure"]
impl crate::Readable for OUT_LINK_CH_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [out_link_ch::W](W) writer structure"]
impl crate::Writable for OUT_LINK_CH_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets OUT_LINK_CH%s to value 0x0080_0000"]
impl crate::Resettable for OUT_LINK_CH_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x0080_0000
}
}
