1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126

#[doc = "Register `I2S_TX_CLKM_DIV_CONF` reader"]
pub struct R(crate::R<I2S_TX_CLKM_DIV_CONF_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<I2S_TX_CLKM_DIV_CONF_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<I2S_TX_CLKM_DIV_CONF_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<I2S_TX_CLKM_DIV_CONF_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `I2S_TX_CLKM_DIV_CONF` writer"]
pub struct W(crate::W<I2S_TX_CLKM_DIV_CONF_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<I2S_TX_CLKM_DIV_CONF_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<I2S_TX_CLKM_DIV_CONF_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<I2S_TX_CLKM_DIV_CONF_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `I2S_TX_CLKM_DIV_Z` reader - For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."]
pub type I2S_TX_CLKM_DIV_Z_R = crate::FieldReader<u16, u16>;
#[doc = "Field `I2S_TX_CLKM_DIV_Z` writer - For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."]
pub type I2S_TX_CLKM_DIV_Z_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, I2S_TX_CLKM_DIV_CONF_SPEC, u16, u16, 9, O>;
#[doc = "Field `I2S_TX_CLKM_DIV_Y` reader - For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."]
pub type I2S_TX_CLKM_DIV_Y_R = crate::FieldReader<u16, u16>;
#[doc = "Field `I2S_TX_CLKM_DIV_Y` writer - For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."]
pub type I2S_TX_CLKM_DIV_Y_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, I2S_TX_CLKM_DIV_CONF_SPEC, u16, u16, 9, O>;
#[doc = "Field `I2S_TX_CLKM_DIV_X` reader - For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."]
pub type I2S_TX_CLKM_DIV_X_R = crate::FieldReader<u16, u16>;
#[doc = "Field `I2S_TX_CLKM_DIV_X` writer - For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."]
pub type I2S_TX_CLKM_DIV_X_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, I2S_TX_CLKM_DIV_CONF_SPEC, u16, u16, 9, O>;
#[doc = "Field `I2S_TX_CLKM_DIV_YN1` reader - For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."]
pub type I2S_TX_CLKM_DIV_YN1_R = crate::BitReader<bool>;
#[doc = "Field `I2S_TX_CLKM_DIV_YN1` writer - For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."]
pub type I2S_TX_CLKM_DIV_YN1_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, I2S_TX_CLKM_DIV_CONF_SPEC, bool, O>;
impl R {
    #[doc = "Bits 0:8 - For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_z(&self) -> I2S_TX_CLKM_DIV_Z_R {
        I2S_TX_CLKM_DIV_Z_R::new((self.bits & 0x01ff) as u16)
    }
    #[doc = "Bits 9:17 - For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_y(&self) -> I2S_TX_CLKM_DIV_Y_R {
        I2S_TX_CLKM_DIV_Y_R::new(((self.bits >> 9) & 0x01ff) as u16)
    }
    #[doc = "Bits 18:26 - For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_x(&self) -> I2S_TX_CLKM_DIV_X_R {
        I2S_TX_CLKM_DIV_X_R::new(((self.bits >> 18) & 0x01ff) as u16)
    }
    #[doc = "Bit 27 - For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_yn1(&self) -> I2S_TX_CLKM_DIV_YN1_R {
        I2S_TX_CLKM_DIV_YN1_R::new(((self.bits >> 27) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:8 - For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_z(&mut self) -> I2S_TX_CLKM_DIV_Z_W<0> {
        I2S_TX_CLKM_DIV_Z_W::new(self)
    }
    #[doc = "Bits 9:17 - For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_y(&mut self) -> I2S_TX_CLKM_DIV_Y_W<9> {
        I2S_TX_CLKM_DIV_Y_W::new(self)
    }
    #[doc = "Bits 18:26 - For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_x(&mut self) -> I2S_TX_CLKM_DIV_X_W<18> {
        I2S_TX_CLKM_DIV_X_W::new(self)
    }
    #[doc = "Bit 27 - For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."]
    #[inline(always)]
    pub fn i2s_tx_clkm_div_yn1(&mut self) -> I2S_TX_CLKM_DIV_YN1_W<27> {
        I2S_TX_CLKM_DIV_YN1_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "I2S TX module clock divider configure register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [i2s_tx_clkm_div_conf](index.html) module"]
pub struct I2S_TX_CLKM_DIV_CONF_SPEC;
impl crate::RegisterSpec for I2S_TX_CLKM_DIV_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [i2s_tx_clkm_div_conf::R](R) reader structure"]
impl crate::Readable for I2S_TX_CLKM_DIV_CONF_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [i2s_tx_clkm_div_conf::W](W) writer structure"]
impl crate::Writable for I2S_TX_CLKM_DIV_CONF_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets I2S_TX_CLKM_DIV_CONF to value 0x0200"]
impl crate::Resettable for I2S_TX_CLKM_DIV_CONF_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x0200
    }
}