1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `SAR_COCPU_INT_ENA_W1TS` writer"]
pub type W = crate::W<SAR_COCPU_INT_ENA_W1TS_SPEC>;
#[doc = "Field `SAR_COCPU_TOUCH_DONE_INT_ENA_W1TS` writer - int enable of touch done"]
pub type SAR_COCPU_TOUCH_DONE_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_TOUCH_INACTIVE_INT_ENA_W1TS` writer - int enable of from touch inactive"]
pub type SAR_COCPU_TOUCH_INACTIVE_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_TOUCH_ACTIVE_INT_ENA_W1TS` writer - int enable of touch active"]
pub type SAR_COCPU_TOUCH_ACTIVE_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_SARADC1_INT_ENA_W1TS` writer - int enable of from saradc1"]
pub type SAR_COCPU_SARADC1_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_SARADC2_INT_ENA_W1TS` writer - int enable of from saradc2"]
pub type SAR_COCPU_SARADC2_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_TSENS_INT_ENA_W1TS` writer - int enable of tsens"]
pub type SAR_COCPU_TSENS_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_START_INT_ENA_W1TS` writer - int enable of start"]
pub type SAR_COCPU_START_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_SW_INT_ENA_W1TS` writer - int enable of software"]
pub type SAR_COCPU_SW_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_SWD_INT_ENA_W1TS` writer - int enable of super watch dog"]
pub type SAR_COCPU_SWD_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_TOUCH_TIMEOUT_INT_ENA_W1TS` writer - int enable of timeout done"]
pub type SAR_COCPU_TOUCH_TIMEOUT_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS` writer - int enable of approach loop done"]
pub type SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA_W1TS` writer - int enable of touch scan done"]
pub type SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA_W1TS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<SAR_COCPU_INT_ENA_W1TS_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    #[doc = "Bit 0 - int enable of touch done"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_touch_done_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_TOUCH_DONE_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_TOUCH_DONE_INT_ENA_W1TS_W::new(self, 0)
    }
    #[doc = "Bit 1 - int enable of from touch inactive"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_touch_inactive_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_TOUCH_INACTIVE_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_TOUCH_INACTIVE_INT_ENA_W1TS_W::new(self, 1)
    }
    #[doc = "Bit 2 - int enable of touch active"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_touch_active_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_TOUCH_ACTIVE_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_TOUCH_ACTIVE_INT_ENA_W1TS_W::new(self, 2)
    }
    #[doc = "Bit 3 - int enable of from saradc1"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_saradc1_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_SARADC1_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_SARADC1_INT_ENA_W1TS_W::new(self, 3)
    }
    #[doc = "Bit 4 - int enable of from saradc2"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_saradc2_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_SARADC2_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_SARADC2_INT_ENA_W1TS_W::new(self, 4)
    }
    #[doc = "Bit 5 - int enable of tsens"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_tsens_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_TSENS_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_TSENS_INT_ENA_W1TS_W::new(self, 5)
    }
    #[doc = "Bit 6 - int enable of start"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_start_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_START_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_START_INT_ENA_W1TS_W::new(self, 6)
    }
    #[doc = "Bit 7 - int enable of software"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_sw_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_SW_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_SW_INT_ENA_W1TS_W::new(self, 7)
    }
    #[doc = "Bit 8 - int enable of super watch dog"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_swd_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_SWD_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_SWD_INT_ENA_W1TS_W::new(self, 8)
    }
    #[doc = "Bit 9 - int enable of timeout done"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_touch_timeout_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_TOUCH_TIMEOUT_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_TOUCH_TIMEOUT_INT_ENA_W1TS_W::new(self, 9)
    }
    #[doc = "Bit 10 - int enable of approach loop done"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_touch_approach_loop_done_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS_W::new(self, 10)
    }
    #[doc = "Bit 11 - int enable of touch scan done"]
    #[inline(always)]
    #[must_use]
    pub fn sar_cocpu_touch_scan_done_int_ena_w1ts(
        &mut self,
    ) -> SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA_W1TS_W<SAR_COCPU_INT_ENA_W1TS_SPEC> {
        SAR_COCPU_TOUCH_SCAN_DONE_INT_ENA_W1TS_W::new(self, 11)
    }
}
#[doc = "the interrupt enable of ulp\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sar_cocpu_int_ena_w1ts::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SAR_COCPU_INT_ENA_W1TS_SPEC;
impl crate::RegisterSpec for SAR_COCPU_INT_ENA_W1TS_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`sar_cocpu_int_ena_w1ts::W`](W) writer structure"]
impl crate::Writable for SAR_COCPU_INT_ENA_W1TS_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SAR_COCPU_INT_ENA_W1TS to value 0"]
impl crate::Resettable for SAR_COCPU_INT_ENA_W1TS_SPEC {
    const RESET_VALUE: u32 = 0;
}