Type Alias esp32s3::rmt::sys_conf::R

source ·
pub type R = R<SYS_CONF_SPEC>;
Expand description

Register SYS_CONF reader

Aliased Type§

struct R { /* private fields */ }

Implementations§

source§

impl R

source

pub fn apb_fifo_mask(&self) -> APB_FIFO_MASK_R

Bit 0 - 1’h1: access memory directly. 1’h0: access memory by FIFO.

source

pub fn mem_clk_force_on(&self) -> MEM_CLK_FORCE_ON_R

Bit 1 - Set this bit to enable the clock for RMT memory.

source

pub fn mem_force_pd(&self) -> MEM_FORCE_PD_R

Bit 2 - Set this bit to power down RMT memory.

source

pub fn mem_force_pu(&self) -> MEM_FORCE_PU_R

Bit 3 - 1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode.

source

pub fn sclk_div_num(&self) -> SCLK_DIV_NUM_R

Bits 4:11 - the integral part of the fractional divisor

source

pub fn sclk_div_a(&self) -> SCLK_DIV_A_R

Bits 12:17 - the numerator of the fractional part of the fractional divisor

source

pub fn sclk_div_b(&self) -> SCLK_DIV_B_R

Bits 18:23 - the denominator of the fractional part of the fractional divisor

source

pub fn sclk_sel(&self) -> SCLK_SEL_R

Bits 24:25 - choose the clock source of rmt_sclk. 1:CLK_80Mhz;2:CLK_8MHz; 2:XTAL

source

pub fn sclk_active(&self) -> SCLK_ACTIVE_R

Bit 26 - rmt_sclk switch

source

pub fn clk_en(&self) -> CLK_EN_R

Bit 31 - RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers