Module esp32s3::extmem::icache_ctrl

source ·
Expand description

******* Description ***********

Structs

  • ICACHE_CTRL_SPEC
    ******* Description ***********
  • R
    Register ICACHE_CTRL reader
  • W
    Register ICACHE_CTRL writer

Type Definitions

  • ICACHE_BLOCKSIZE_MODE_R
    Field ICACHE_BLOCKSIZE_MODE reader - The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes
  • ICACHE_BLOCKSIZE_MODE_W
    Field ICACHE_BLOCKSIZE_MODE writer - The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes
  • ICACHE_ENABLE_R
    Field ICACHE_ENABLE reader - The bit is used to activate the data cache. 0: disable, 1: enable
  • ICACHE_ENABLE_W
    Field ICACHE_ENABLE writer - The bit is used to activate the data cache. 0: disable, 1: enable
  • ICACHE_SIZE_MODE_R
    Field ICACHE_SIZE_MODE reader - The bit is used to configure cache memory size.0: 16KB, 1: 32KB
  • ICACHE_SIZE_MODE_W
    Field ICACHE_SIZE_MODE writer - The bit is used to configure cache memory size.0: 16KB, 1: 32KB
  • ICACHE_WAY_MODE_R
    Field ICACHE_WAY_MODE reader - The bit is used to configure cache way mode.0: 4-way, 1: 8-way
  • ICACHE_WAY_MODE_W
    Field ICACHE_WAY_MODE writer - The bit is used to configure cache way mode.0: 4-way, 1: 8-way