1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189

#[doc = "Register `DMA_APBPERI_SDIO_PMS_CONSTRAIN_1` reader"]
pub struct R(crate::R<DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DMA_APBPERI_SDIO_PMS_CONSTRAIN_1` writer"]
pub struct W(crate::W<DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0` reader - sdio's permission(store,load) in data region0 of SRAM"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0` writer - sdio's permission(store,load) in data region0 of SRAM"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC, u8, u8, 2, O>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1` reader - sdio's permission(store,load) in data region1 of SRAM"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1` writer - sdio's permission(store,load) in data region1 of SRAM"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC, u8, u8, 2, O>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2` reader - sdio's permission(store,load) in data region2 of SRAM"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2` writer - sdio's permission(store,load) in data region2 of SRAM"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC, u8, u8, 2, O>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3` reader - sdio's permission(store,load) in data region3 of SRAM"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3` writer - sdio's permission(store,load) in data region3 of SRAM"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC, u8, u8, 2, O>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0` reader - sdio's permission(store,load) in dcache data sram block0"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0` writer - sdio's permission(store,load) in dcache data sram block0"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC, u8, u8, 2, O>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1` reader - sdio's permission(store,load) in dcache data sram block1"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1` writer - sdio's permission(store,load) in dcache data sram block1"]
pub type DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC, u8, u8, 2, O>;
impl R {
    #[doc = "Bits 0:1 - sdio's permission(store,load) in data region0 of SRAM"]
    #[inline(always)]
    pub fn dma_apbperi_sdio_pms_constrain_sram_pms_0(
        &self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0_R {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0_R::new((self.bits & 3) as u8)
    }
    #[doc = "Bits 2:3 - sdio's permission(store,load) in data region1 of SRAM"]
    #[inline(always)]
    pub fn dma_apbperi_sdio_pms_constrain_sram_pms_1(
        &self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1_R {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1_R::new(((self.bits >> 2) & 3) as u8)
    }
    #[doc = "Bits 4:5 - sdio's permission(store,load) in data region2 of SRAM"]
    #[inline(always)]
    pub fn dma_apbperi_sdio_pms_constrain_sram_pms_2(
        &self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2_R {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2_R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:7 - sdio's permission(store,load) in data region3 of SRAM"]
    #[inline(always)]
    pub fn dma_apbperi_sdio_pms_constrain_sram_pms_3(
        &self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3_R {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3_R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bits 8:9 - sdio's permission(store,load) in dcache data sram block0"]
    #[inline(always)]
    pub fn dma_apbperi_sdio_pms_constrain_sram_cachedataarray_pms_0(
        &self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_R {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_R::new(
            ((self.bits >> 8) & 3) as u8,
        )
    }
    #[doc = "Bits 10:11 - sdio's permission(store,load) in dcache data sram block1"]
    #[inline(always)]
    pub fn dma_apbperi_sdio_pms_constrain_sram_cachedataarray_pms_1(
        &self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_R {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_R::new(
            ((self.bits >> 10) & 3) as u8,
        )
    }
}
impl W {
    #[doc = "Bits 0:1 - sdio's permission(store,load) in data region0 of SRAM"]
    #[inline(always)]
    #[must_use]
    pub fn dma_apbperi_sdio_pms_constrain_sram_pms_0(
        &mut self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0_W<0> {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_0_W::new(self)
    }
    #[doc = "Bits 2:3 - sdio's permission(store,load) in data region1 of SRAM"]
    #[inline(always)]
    #[must_use]
    pub fn dma_apbperi_sdio_pms_constrain_sram_pms_1(
        &mut self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1_W<2> {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_1_W::new(self)
    }
    #[doc = "Bits 4:5 - sdio's permission(store,load) in data region2 of SRAM"]
    #[inline(always)]
    #[must_use]
    pub fn dma_apbperi_sdio_pms_constrain_sram_pms_2(
        &mut self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2_W<4> {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_2_W::new(self)
    }
    #[doc = "Bits 6:7 - sdio's permission(store,load) in data region3 of SRAM"]
    #[inline(always)]
    #[must_use]
    pub fn dma_apbperi_sdio_pms_constrain_sram_pms_3(
        &mut self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3_W<6> {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_PMS_3_W::new(self)
    }
    #[doc = "Bits 8:9 - sdio's permission(store,load) in dcache data sram block0"]
    #[inline(always)]
    #[must_use]
    pub fn dma_apbperi_sdio_pms_constrain_sram_cachedataarray_pms_0(
        &mut self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_W<8> {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_0_W::new(self)
    }
    #[doc = "Bits 10:11 - sdio's permission(store,load) in dcache data sram block1"]
    #[inline(always)]
    #[must_use]
    pub fn dma_apbperi_sdio_pms_constrain_sram_cachedataarray_pms_1(
        &mut self,
    ) -> DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_W<10> {
        DMA_APBPERI_SDIO_PMS_CONSTRAIN_SRAM_CACHEDATAARRAY_PMS_1_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "sdio dma permission configuration register 1.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma_apbperi_sdio_pms_constrain_1](index.html) module"]
pub struct DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC;
impl crate::RegisterSpec for DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [dma_apbperi_sdio_pms_constrain_1::R](R) reader structure"]
impl crate::Readable for DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [dma_apbperi_sdio_pms_constrain_1::W](W) writer structure"]
impl crate::Writable for DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DMA_APBPERI_SDIO_PMS_CONSTRAIN_1 to value 0x0fff"]
impl crate::Resettable for DMA_APBPERI_SDIO_PMS_CONSTRAIN_1_SPEC {
    const RESET_VALUE: Self::Ux = 0x0fff;
}