1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `PRO_DRAM0_2` reader"]
pub struct R(crate::R<PRO_DRAM0_2_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<PRO_DRAM0_2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<PRO_DRAM0_2_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<PRO_DRAM0_2_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `PRO_DRAM0_2` writer"]
pub struct W(crate::W<PRO_DRAM0_2_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<PRO_DRAM0_2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<PRO_DRAM0_2_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<PRO_DRAM0_2_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `PRO_DRAM0_RTCFAST_SPLTADDR` reader - Configure the split address of RTC FAST for DBUS0 access."]
pub type PRO_DRAM0_RTCFAST_SPLTADDR_R = crate::FieldReader<u16, u16>;
#[doc = "Field `PRO_DRAM0_RTCFAST_SPLTADDR` writer - Configure the split address of RTC FAST for DBUS0 access."]
pub type PRO_DRAM0_RTCFAST_SPLTADDR_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, PRO_DRAM0_2_SPEC, u16, u16, 11, O>;
#[doc = "Field `PRO_DRAM0_RTCFAST_L_R` reader - Setting to 1 grants DBUS0 permission to read RTC FAST low address region."]
pub type PRO_DRAM0_RTCFAST_L_R_R = crate::BitReader<bool>;
#[doc = "Field `PRO_DRAM0_RTCFAST_L_R` writer - Setting to 1 grants DBUS0 permission to read RTC FAST low address region."]
pub type PRO_DRAM0_RTCFAST_L_R_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, PRO_DRAM0_2_SPEC, bool, O>;
#[doc = "Field `PRO_DRAM0_RTCFAST_L_W` reader - Setting to 1 grants DBUS0 permission to write RTC FAST low address region."]
pub type PRO_DRAM0_RTCFAST_L_W_R = crate::BitReader<bool>;
#[doc = "Field `PRO_DRAM0_RTCFAST_L_W` writer - Setting to 1 grants DBUS0 permission to write RTC FAST low address region."]
pub type PRO_DRAM0_RTCFAST_L_W_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, PRO_DRAM0_2_SPEC, bool, O>;
#[doc = "Field `PRO_DRAM0_RTCFAST_H_R` reader - Setting to 1 grants DBUS0 permission to read RTC FAST high address region."]
pub type PRO_DRAM0_RTCFAST_H_R_R = crate::BitReader<bool>;
#[doc = "Field `PRO_DRAM0_RTCFAST_H_R` writer - Setting to 1 grants DBUS0 permission to read RTC FAST high address region."]
pub type PRO_DRAM0_RTCFAST_H_R_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, PRO_DRAM0_2_SPEC, bool, O>;
#[doc = "Field `PRO_DRAM0_RTCFAST_H_W` reader - Setting to 1 grants DBUS0 permission to write RTC FAST high address region."]
pub type PRO_DRAM0_RTCFAST_H_W_R = crate::BitReader<bool>;
#[doc = "Field `PRO_DRAM0_RTCFAST_H_W` writer - Setting to 1 grants DBUS0 permission to write RTC FAST high address region."]
pub type PRO_DRAM0_RTCFAST_H_W_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, PRO_DRAM0_2_SPEC, bool, O>;
impl R {
    #[doc = "Bits 0:10 - Configure the split address of RTC FAST for DBUS0 access."]
    #[inline(always)]
    pub fn pro_dram0_rtcfast_spltaddr(&self) -> PRO_DRAM0_RTCFAST_SPLTADDR_R {
        PRO_DRAM0_RTCFAST_SPLTADDR_R::new((self.bits & 0x07ff) as u16)
    }
    #[doc = "Bit 11 - Setting to 1 grants DBUS0 permission to read RTC FAST low address region."]
    #[inline(always)]
    pub fn pro_dram0_rtcfast_l_r(&self) -> PRO_DRAM0_RTCFAST_L_R_R {
        PRO_DRAM0_RTCFAST_L_R_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Setting to 1 grants DBUS0 permission to write RTC FAST low address region."]
    #[inline(always)]
    pub fn pro_dram0_rtcfast_l_w(&self) -> PRO_DRAM0_RTCFAST_L_W_R {
        PRO_DRAM0_RTCFAST_L_W_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Setting to 1 grants DBUS0 permission to read RTC FAST high address region."]
    #[inline(always)]
    pub fn pro_dram0_rtcfast_h_r(&self) -> PRO_DRAM0_RTCFAST_H_R_R {
        PRO_DRAM0_RTCFAST_H_R_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Setting to 1 grants DBUS0 permission to write RTC FAST high address region."]
    #[inline(always)]
    pub fn pro_dram0_rtcfast_h_w(&self) -> PRO_DRAM0_RTCFAST_H_W_R {
        PRO_DRAM0_RTCFAST_H_W_R::new(((self.bits >> 14) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:10 - Configure the split address of RTC FAST for DBUS0 access."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dram0_rtcfast_spltaddr(&mut self) -> PRO_DRAM0_RTCFAST_SPLTADDR_W<0> {
        PRO_DRAM0_RTCFAST_SPLTADDR_W::new(self)
    }
    #[doc = "Bit 11 - Setting to 1 grants DBUS0 permission to read RTC FAST low address region."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dram0_rtcfast_l_r(&mut self) -> PRO_DRAM0_RTCFAST_L_R_W<11> {
        PRO_DRAM0_RTCFAST_L_R_W::new(self)
    }
    #[doc = "Bit 12 - Setting to 1 grants DBUS0 permission to write RTC FAST low address region."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dram0_rtcfast_l_w(&mut self) -> PRO_DRAM0_RTCFAST_L_W_W<12> {
        PRO_DRAM0_RTCFAST_L_W_W::new(self)
    }
    #[doc = "Bit 13 - Setting to 1 grants DBUS0 permission to read RTC FAST high address region."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dram0_rtcfast_h_r(&mut self) -> PRO_DRAM0_RTCFAST_H_R_W<13> {
        PRO_DRAM0_RTCFAST_H_R_W::new(self)
    }
    #[doc = "Bit 14 - Setting to 1 grants DBUS0 permission to write RTC FAST high address region."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dram0_rtcfast_h_w(&mut self) -> PRO_DRAM0_RTCFAST_H_W_W<14> {
        PRO_DRAM0_RTCFAST_H_W_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DBUS permission control register 2.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pro_dram0_2](index.html) module"]
pub struct PRO_DRAM0_2_SPEC;
impl crate::RegisterSpec for PRO_DRAM0_2_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [pro_dram0_2::R](R) reader structure"]
impl crate::Readable for PRO_DRAM0_2_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [pro_dram0_2::W](W) writer structure"]
impl crate::Writable for PRO_DRAM0_2_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets PRO_DRAM0_2 to value 0x7800"]
impl crate::Resettable for PRO_DRAM0_2_SPEC {
    const RESET_VALUE: Self::Ux = 0x7800;
}