1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
#[doc = "Register `OUT_LINK` reader"]
pub struct R(crate::R<OUT_LINK_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<OUT_LINK_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<OUT_LINK_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<OUT_LINK_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `OUT_LINK` writer"]
pub struct W(crate::W<OUT_LINK_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<OUT_LINK_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<OUT_LINK_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<OUT_LINK_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `OUTLINK_ADDR` reader - The address of first outlink descriptor."]
pub type OUTLINK_ADDR_R = crate::FieldReader<u32, u32>;
#[doc = "Field `OUTLINK_ADDR` writer - The address of first outlink descriptor."]
pub type OUTLINK_ADDR_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, OUT_LINK_SPEC, u32, u32, 20, O>;
#[doc = "Field `OUTLINK_STOP` reader - Set this bit to stop outlink descriptor."]
pub type OUTLINK_STOP_R = crate::BitReader<bool>;
#[doc = "Field `OUTLINK_STOP` writer - Set this bit to stop outlink descriptor."]
pub type OUTLINK_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUT_LINK_SPEC, bool, O>;
#[doc = "Field `OUTLINK_START` reader - Set this bit to start outlink descriptor."]
pub type OUTLINK_START_R = crate::BitReader<bool>;
#[doc = "Field `OUTLINK_START` writer - Set this bit to start outlink descriptor."]
pub type OUTLINK_START_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUT_LINK_SPEC, bool, O>;
#[doc = "Field `OUTLINK_RESTART` reader - Set this bit to restart outlink descriptor."]
pub type OUTLINK_RESTART_R = crate::BitReader<bool>;
#[doc = "Field `OUTLINK_RESTART` writer - Set this bit to restart outlink descriptor."]
pub type OUTLINK_RESTART_W<'a, const O: u8> = crate::BitWriter<'a, u32, OUT_LINK_SPEC, bool, O>;
#[doc = "Field `OUTLINK_PARK` reader - "]
pub type OUTLINK_PARK_R = crate::BitReader<bool>;
impl R {
#[doc = "Bits 0:19 - The address of first outlink descriptor."]
#[inline(always)]
pub fn outlink_addr(&self) -> OUTLINK_ADDR_R {
OUTLINK_ADDR_R::new(self.bits & 0x000f_ffff)
}
#[doc = "Bit 28 - Set this bit to stop outlink descriptor."]
#[inline(always)]
pub fn outlink_stop(&self) -> OUTLINK_STOP_R {
OUTLINK_STOP_R::new(((self.bits >> 28) & 1) != 0)
}
#[doc = "Bit 29 - Set this bit to start outlink descriptor."]
#[inline(always)]
pub fn outlink_start(&self) -> OUTLINK_START_R {
OUTLINK_START_R::new(((self.bits >> 29) & 1) != 0)
}
#[doc = "Bit 30 - Set this bit to restart outlink descriptor."]
#[inline(always)]
pub fn outlink_restart(&self) -> OUTLINK_RESTART_R {
OUTLINK_RESTART_R::new(((self.bits >> 30) & 1) != 0)
}
#[doc = "Bit 31"]
#[inline(always)]
pub fn outlink_park(&self) -> OUTLINK_PARK_R {
OUTLINK_PARK_R::new(((self.bits >> 31) & 1) != 0)
}
}
impl W {
#[doc = "Bits 0:19 - The address of first outlink descriptor."]
#[inline(always)]
#[must_use]
pub fn outlink_addr(&mut self) -> OUTLINK_ADDR_W<0> {
OUTLINK_ADDR_W::new(self)
}
#[doc = "Bit 28 - Set this bit to stop outlink descriptor."]
#[inline(always)]
#[must_use]
pub fn outlink_stop(&mut self) -> OUTLINK_STOP_W<28> {
OUTLINK_STOP_W::new(self)
}
#[doc = "Bit 29 - Set this bit to start outlink descriptor."]
#[inline(always)]
#[must_use]
pub fn outlink_start(&mut self) -> OUTLINK_START_W<29> {
OUTLINK_START_W::new(self)
}
#[doc = "Bit 30 - Set this bit to restart outlink descriptor."]
#[inline(always)]
#[must_use]
pub fn outlink_restart(&mut self) -> OUTLINK_RESTART_W<30> {
OUTLINK_RESTART_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "I2S DMA TX configuration register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [out_link](index.html) module"]
pub struct OUT_LINK_SPEC;
impl crate::RegisterSpec for OUT_LINK_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [out_link::R](R) reader structure"]
impl crate::Readable for OUT_LINK_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [out_link::W](W) writer structure"]
impl crate::Writable for OUT_LINK_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets OUT_LINK to value 0"]
impl crate::Resettable for OUT_LINK_SPEC {
const RESET_VALUE: Self::Ux = 0;
}