1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
#[doc = "Register `RTCCALICFG` reader"]
pub struct R(crate::R<RTCCALICFG_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<RTCCALICFG_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<RTCCALICFG_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<RTCCALICFG_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `RTCCALICFG` writer"]
pub struct W(crate::W<RTCCALICFG_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<RTCCALICFG_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<RTCCALICFG_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<RTCCALICFG_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `RTC_CALI_START_CYCLING` reader - When set, periodic calibration is enabled."]
pub type RTC_CALI_START_CYCLING_R = crate::BitReader<bool>;
#[doc = "Field `RTC_CALI_START_CYCLING` writer - When set, periodic calibration is enabled."]
pub type RTC_CALI_START_CYCLING_W<'a, const O: u8> =
crate::BitWriter<'a, u32, RTCCALICFG_SPEC, bool, O>;
#[doc = "Field `RTC_CALI_CLK_SEL` reader - Used to select the clock to be calibrated. 0: RTC_CLK. 1: RTC20M_D256_CLK. 2: XTAL32K_CLK."]
pub type RTC_CALI_CLK_SEL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `RTC_CALI_CLK_SEL` writer - Used to select the clock to be calibrated. 0: RTC_CLK. 1: RTC20M_D256_CLK. 2: XTAL32K_CLK."]
pub type RTC_CALI_CLK_SEL_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, RTCCALICFG_SPEC, u8, u8, 2, O>;
#[doc = "Field `RTC_CALI_RDY` reader - Set this bit to mark the completion of calibration."]
pub type RTC_CALI_RDY_R = crate::BitReader<bool>;
#[doc = "Field `RTC_CALI_MAX` reader - Calibration time, in cycles of the clock to be calibrated."]
pub type RTC_CALI_MAX_R = crate::FieldReader<u16, u16>;
#[doc = "Field `RTC_CALI_MAX` writer - Calibration time, in cycles of the clock to be calibrated."]
pub type RTC_CALI_MAX_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, RTCCALICFG_SPEC, u16, u16, 15, O>;
#[doc = "Field `RTC_CALI_START` reader - Set this bit to starts calibration."]
pub type RTC_CALI_START_R = crate::BitReader<bool>;
#[doc = "Field `RTC_CALI_START` writer - Set this bit to starts calibration."]
pub type RTC_CALI_START_W<'a, const O: u8> = crate::BitWriter<'a, u32, RTCCALICFG_SPEC, bool, O>;
impl R {
#[doc = "Bit 12 - When set, periodic calibration is enabled."]
#[inline(always)]
pub fn rtc_cali_start_cycling(&self) -> RTC_CALI_START_CYCLING_R {
RTC_CALI_START_CYCLING_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bits 13:14 - Used to select the clock to be calibrated. 0: RTC_CLK. 1: RTC20M_D256_CLK. 2: XTAL32K_CLK."]
#[inline(always)]
pub fn rtc_cali_clk_sel(&self) -> RTC_CALI_CLK_SEL_R {
RTC_CALI_CLK_SEL_R::new(((self.bits >> 13) & 3) as u8)
}
#[doc = "Bit 15 - Set this bit to mark the completion of calibration."]
#[inline(always)]
pub fn rtc_cali_rdy(&self) -> RTC_CALI_RDY_R {
RTC_CALI_RDY_R::new(((self.bits >> 15) & 1) != 0)
}
#[doc = "Bits 16:30 - Calibration time, in cycles of the clock to be calibrated."]
#[inline(always)]
pub fn rtc_cali_max(&self) -> RTC_CALI_MAX_R {
RTC_CALI_MAX_R::new(((self.bits >> 16) & 0x7fff) as u16)
}
#[doc = "Bit 31 - Set this bit to starts calibration."]
#[inline(always)]
pub fn rtc_cali_start(&self) -> RTC_CALI_START_R {
RTC_CALI_START_R::new(((self.bits >> 31) & 1) != 0)
}
}
impl W {
#[doc = "Bit 12 - When set, periodic calibration is enabled."]
#[inline(always)]
#[must_use]
pub fn rtc_cali_start_cycling(&mut self) -> RTC_CALI_START_CYCLING_W<12> {
RTC_CALI_START_CYCLING_W::new(self)
}
#[doc = "Bits 13:14 - Used to select the clock to be calibrated. 0: RTC_CLK. 1: RTC20M_D256_CLK. 2: XTAL32K_CLK."]
#[inline(always)]
#[must_use]
pub fn rtc_cali_clk_sel(&mut self) -> RTC_CALI_CLK_SEL_W<13> {
RTC_CALI_CLK_SEL_W::new(self)
}
#[doc = "Bits 16:30 - Calibration time, in cycles of the clock to be calibrated."]
#[inline(always)]
#[must_use]
pub fn rtc_cali_max(&mut self) -> RTC_CALI_MAX_W<16> {
RTC_CALI_MAX_W::new(self)
}
#[doc = "Bit 31 - Set this bit to starts calibration."]
#[inline(always)]
#[must_use]
pub fn rtc_cali_start(&mut self) -> RTC_CALI_START_W<31> {
RTC_CALI_START_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "RTC calibration configuration register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rtccalicfg](index.html) module"]
pub struct RTCCALICFG_SPEC;
impl crate::RegisterSpec for RTCCALICFG_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [rtccalicfg::R](R) reader structure"]
impl crate::Readable for RTCCALICFG_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [rtccalicfg::W](W) writer structure"]
impl crate::Writable for RTCCALICFG_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets RTCCALICFG to value 0x0001_3000"]
impl crate::Resettable for RTCCALICFG_SPEC {
const RESET_VALUE: Self::Ux = 0x0001_3000;
}