1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293

#[doc = "Register `PRO_DCACHE_CTRL` reader"]
pub type R = crate::R<PRO_DCACHE_CTRL_SPEC>;
#[doc = "Register `PRO_DCACHE_CTRL` writer"]
pub type W = crate::W<PRO_DCACHE_CTRL_SPEC>;
#[doc = "Field `PRO_DCACHE_ENABLE` reader - The bit is used to activate the data cache. 0: disable, 1: enable"]
pub type PRO_DCACHE_ENABLE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_ENABLE` writer - The bit is used to activate the data cache. 0: disable, 1: enable"]
pub type PRO_DCACHE_ENABLE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_SETSIZE_MODE` reader - The bit is used to configure cache memory size.0: 8KB, 1: 16KB"]
pub type PRO_DCACHE_SETSIZE_MODE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_SETSIZE_MODE` writer - The bit is used to configure cache memory size.0: 8KB, 1: 16KB"]
pub type PRO_DCACHE_SETSIZE_MODE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_BLOCKSIZE_MODE` reader - The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"]
pub type PRO_DCACHE_BLOCKSIZE_MODE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_BLOCKSIZE_MODE` writer - The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"]
pub type PRO_DCACHE_BLOCKSIZE_MODE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_INVALIDATE_ENA` reader - The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."]
pub type PRO_DCACHE_INVALIDATE_ENA_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_INVALIDATE_ENA` writer - The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."]
pub type PRO_DCACHE_INVALIDATE_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_INVALIDATE_DONE` reader - The bit is used to indicate invalidate operation is finished."]
pub type PRO_DCACHE_INVALIDATE_DONE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_FLUSH_ENA` reader - The bit is used to enable flush operation. It will be cleared by hardware after flush operation done."]
pub type PRO_DCACHE_FLUSH_ENA_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_FLUSH_ENA` writer - The bit is used to enable flush operation. It will be cleared by hardware after flush operation done."]
pub type PRO_DCACHE_FLUSH_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_FLUSH_DONE` reader - The bit is used to indicate flush operation is finished."]
pub type PRO_DCACHE_FLUSH_DONE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_CLEAN_ENA` reader - The bit is used to enable clean operation. It will be cleared by hardware after clean operation done."]
pub type PRO_DCACHE_CLEAN_ENA_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_CLEAN_ENA` writer - The bit is used to enable clean operation. It will be cleared by hardware after clean operation done."]
pub type PRO_DCACHE_CLEAN_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_CLEAN_DONE` reader - The bit is used to indicate clean operation is finished."]
pub type PRO_DCACHE_CLEAN_DONE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_LOCK0_EN` reader - The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK0_ADDR_REG and PRO_DCACHE_LOCK0_SIZE_REG."]
pub type PRO_DCACHE_LOCK0_EN_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_LOCK0_EN` writer - The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK0_ADDR_REG and PRO_DCACHE_LOCK0_SIZE_REG."]
pub type PRO_DCACHE_LOCK0_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_LOCK1_EN` reader - The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK1_ADDR_REG and PRO_DCACHE_LOCK1_SIZE_REG."]
pub type PRO_DCACHE_LOCK1_EN_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_LOCK1_EN` writer - The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK1_ADDR_REG and PRO_DCACHE_LOCK1_SIZE_REG."]
pub type PRO_DCACHE_LOCK1_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_AUTOLOAD_ENA` reader - The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable."]
pub type PRO_DCACHE_AUTOLOAD_ENA_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_AUTOLOAD_ENA` writer - The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable."]
pub type PRO_DCACHE_AUTOLOAD_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_AUTOLOAD_DONE` reader - The bit is used to indicate conditional-preload operation is finished."]
pub type PRO_DCACHE_AUTOLOAD_DONE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_PRELOAD_ENA` reader - The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."]
pub type PRO_DCACHE_PRELOAD_ENA_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_PRELOAD_ENA` writer - The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."]
pub type PRO_DCACHE_PRELOAD_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_PRELOAD_DONE` reader - The bit is used to indicate preload operation is finished."]
pub type PRO_DCACHE_PRELOAD_DONE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_UNLOCK_ENA` reader - The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."]
pub type PRO_DCACHE_UNLOCK_ENA_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_UNLOCK_ENA` writer - The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."]
pub type PRO_DCACHE_UNLOCK_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_UNLOCK_DONE` reader - The bit is used to indicate unlock operation is finished."]
pub type PRO_DCACHE_UNLOCK_DONE_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_LOCK_ENA` reader - The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."]
pub type PRO_DCACHE_LOCK_ENA_R = crate::BitReader;
#[doc = "Field `PRO_DCACHE_LOCK_ENA` writer - The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."]
pub type PRO_DCACHE_LOCK_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DCACHE_LOCK_DONE` reader - The bit is used to indicate lock operation is finished."]
pub type PRO_DCACHE_LOCK_DONE_R = crate::BitReader;
impl R {
    #[doc = "Bit 0 - The bit is used to activate the data cache. 0: disable, 1: enable"]
    #[inline(always)]
    pub fn pro_dcache_enable(&self) -> PRO_DCACHE_ENABLE_R {
        PRO_DCACHE_ENABLE_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 2 - The bit is used to configure cache memory size.0: 8KB, 1: 16KB"]
    #[inline(always)]
    pub fn pro_dcache_setsize_mode(&self) -> PRO_DCACHE_SETSIZE_MODE_R {
        PRO_DCACHE_SETSIZE_MODE_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"]
    #[inline(always)]
    pub fn pro_dcache_blocksize_mode(&self) -> PRO_DCACHE_BLOCKSIZE_MODE_R {
        PRO_DCACHE_BLOCKSIZE_MODE_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 8 - The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."]
    #[inline(always)]
    pub fn pro_dcache_invalidate_ena(&self) -> PRO_DCACHE_INVALIDATE_ENA_R {
        PRO_DCACHE_INVALIDATE_ENA_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - The bit is used to indicate invalidate operation is finished."]
    #[inline(always)]
    pub fn pro_dcache_invalidate_done(&self) -> PRO_DCACHE_INVALIDATE_DONE_R {
        PRO_DCACHE_INVALIDATE_DONE_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - The bit is used to enable flush operation. It will be cleared by hardware after flush operation done."]
    #[inline(always)]
    pub fn pro_dcache_flush_ena(&self) -> PRO_DCACHE_FLUSH_ENA_R {
        PRO_DCACHE_FLUSH_ENA_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - The bit is used to indicate flush operation is finished."]
    #[inline(always)]
    pub fn pro_dcache_flush_done(&self) -> PRO_DCACHE_FLUSH_DONE_R {
        PRO_DCACHE_FLUSH_DONE_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - The bit is used to enable clean operation. It will be cleared by hardware after clean operation done."]
    #[inline(always)]
    pub fn pro_dcache_clean_ena(&self) -> PRO_DCACHE_CLEAN_ENA_R {
        PRO_DCACHE_CLEAN_ENA_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - The bit is used to indicate clean operation is finished."]
    #[inline(always)]
    pub fn pro_dcache_clean_done(&self) -> PRO_DCACHE_CLEAN_DONE_R {
        PRO_DCACHE_CLEAN_DONE_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK0_ADDR_REG and PRO_DCACHE_LOCK0_SIZE_REG."]
    #[inline(always)]
    pub fn pro_dcache_lock0_en(&self) -> PRO_DCACHE_LOCK0_EN_R {
        PRO_DCACHE_LOCK0_EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK1_ADDR_REG and PRO_DCACHE_LOCK1_SIZE_REG."]
    #[inline(always)]
    pub fn pro_dcache_lock1_en(&self) -> PRO_DCACHE_LOCK1_EN_R {
        PRO_DCACHE_LOCK1_EN_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 18 - The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable."]
    #[inline(always)]
    pub fn pro_dcache_autoload_ena(&self) -> PRO_DCACHE_AUTOLOAD_ENA_R {
        PRO_DCACHE_AUTOLOAD_ENA_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - The bit is used to indicate conditional-preload operation is finished."]
    #[inline(always)]
    pub fn pro_dcache_autoload_done(&self) -> PRO_DCACHE_AUTOLOAD_DONE_R {
        PRO_DCACHE_AUTOLOAD_DONE_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."]
    #[inline(always)]
    pub fn pro_dcache_preload_ena(&self) -> PRO_DCACHE_PRELOAD_ENA_R {
        PRO_DCACHE_PRELOAD_ENA_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - The bit is used to indicate preload operation is finished."]
    #[inline(always)]
    pub fn pro_dcache_preload_done(&self) -> PRO_DCACHE_PRELOAD_DONE_R {
        PRO_DCACHE_PRELOAD_DONE_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."]
    #[inline(always)]
    pub fn pro_dcache_unlock_ena(&self) -> PRO_DCACHE_UNLOCK_ENA_R {
        PRO_DCACHE_UNLOCK_ENA_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - The bit is used to indicate unlock operation is finished."]
    #[inline(always)]
    pub fn pro_dcache_unlock_done(&self) -> PRO_DCACHE_UNLOCK_DONE_R {
        PRO_DCACHE_UNLOCK_DONE_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."]
    #[inline(always)]
    pub fn pro_dcache_lock_ena(&self) -> PRO_DCACHE_LOCK_ENA_R {
        PRO_DCACHE_LOCK_ENA_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - The bit is used to indicate lock operation is finished."]
    #[inline(always)]
    pub fn pro_dcache_lock_done(&self) -> PRO_DCACHE_LOCK_DONE_R {
        PRO_DCACHE_LOCK_DONE_R::new(((self.bits >> 25) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PRO_DCACHE_CTRL")
            .field("pro_dcache_enable", &self.pro_dcache_enable())
            .field("pro_dcache_setsize_mode", &self.pro_dcache_setsize_mode())
            .field(
                "pro_dcache_blocksize_mode",
                &self.pro_dcache_blocksize_mode(),
            )
            .field(
                "pro_dcache_invalidate_ena",
                &self.pro_dcache_invalidate_ena(),
            )
            .field(
                "pro_dcache_invalidate_done",
                &self.pro_dcache_invalidate_done(),
            )
            .field("pro_dcache_flush_ena", &self.pro_dcache_flush_ena())
            .field("pro_dcache_flush_done", &self.pro_dcache_flush_done())
            .field("pro_dcache_clean_ena", &self.pro_dcache_clean_ena())
            .field("pro_dcache_clean_done", &self.pro_dcache_clean_done())
            .field("pro_dcache_lock0_en", &self.pro_dcache_lock0_en())
            .field("pro_dcache_lock1_en", &self.pro_dcache_lock1_en())
            .field("pro_dcache_autoload_ena", &self.pro_dcache_autoload_ena())
            .field("pro_dcache_autoload_done", &self.pro_dcache_autoload_done())
            .field("pro_dcache_preload_ena", &self.pro_dcache_preload_ena())
            .field("pro_dcache_preload_done", &self.pro_dcache_preload_done())
            .field("pro_dcache_unlock_ena", &self.pro_dcache_unlock_ena())
            .field("pro_dcache_unlock_done", &self.pro_dcache_unlock_done())
            .field("pro_dcache_lock_ena", &self.pro_dcache_lock_ena())
            .field("pro_dcache_lock_done", &self.pro_dcache_lock_done())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - The bit is used to activate the data cache. 0: disable, 1: enable"]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_enable(&mut self) -> PRO_DCACHE_ENABLE_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_ENABLE_W::new(self, 0)
    }
    #[doc = "Bit 2 - The bit is used to configure cache memory size.0: 8KB, 1: 16KB"]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_setsize_mode(&mut self) -> PRO_DCACHE_SETSIZE_MODE_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_SETSIZE_MODE_W::new(self, 2)
    }
    #[doc = "Bit 3 - The bit is used to configure cache block size.0: 16 bytes, 1: 32 bytes"]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_blocksize_mode(
        &mut self,
    ) -> PRO_DCACHE_BLOCKSIZE_MODE_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_BLOCKSIZE_MODE_W::new(self, 3)
    }
    #[doc = "Bit 8 - The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_invalidate_ena(
        &mut self,
    ) -> PRO_DCACHE_INVALIDATE_ENA_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_INVALIDATE_ENA_W::new(self, 8)
    }
    #[doc = "Bit 10 - The bit is used to enable flush operation. It will be cleared by hardware after flush operation done."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_flush_ena(&mut self) -> PRO_DCACHE_FLUSH_ENA_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_FLUSH_ENA_W::new(self, 10)
    }
    #[doc = "Bit 12 - The bit is used to enable clean operation. It will be cleared by hardware after clean operation done."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_clean_ena(&mut self) -> PRO_DCACHE_CLEAN_ENA_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_CLEAN_ENA_W::new(self, 12)
    }
    #[doc = "Bit 14 - The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK0_ADDR_REG and PRO_DCACHE_LOCK0_SIZE_REG."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_lock0_en(&mut self) -> PRO_DCACHE_LOCK0_EN_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_LOCK0_EN_W::new(self, 14)
    }
    #[doc = "Bit 15 - The bit is used to enable pre-lock operation which is combined with PRO_DCACHE_LOCK1_ADDR_REG and PRO_DCACHE_LOCK1_SIZE_REG."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_lock1_en(&mut self) -> PRO_DCACHE_LOCK1_EN_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_LOCK1_EN_W::new(self, 15)
    }
    #[doc = "Bit 18 - The bit is used to enable and disable conditional-preload operation. It is combined with pre_dcache_autoload_done. 1: enable, 0: disable."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_autoload_ena(&mut self) -> PRO_DCACHE_AUTOLOAD_ENA_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_AUTOLOAD_ENA_W::new(self, 18)
    }
    #[doc = "Bit 20 - The bit is used to enable preload operation. It will be cleared by hardware after preload operation done."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_preload_ena(&mut self) -> PRO_DCACHE_PRELOAD_ENA_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_PRELOAD_ENA_W::new(self, 20)
    }
    #[doc = "Bit 22 - The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_unlock_ena(&mut self) -> PRO_DCACHE_UNLOCK_ENA_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_UNLOCK_ENA_W::new(self, 22)
    }
    #[doc = "Bit 24 - The bit is used to enable lock operation. It will be cleared by hardware after lock operation done."]
    #[inline(always)]
    #[must_use]
    pub fn pro_dcache_lock_ena(&mut self) -> PRO_DCACHE_LOCK_ENA_W<PRO_DCACHE_CTRL_SPEC> {
        PRO_DCACHE_LOCK_ENA_W::new(self, 24)
    }
}
#[doc = "register description\n\nYou can [`read`](crate::Reg::read) this register and get [`pro_dcache_ctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pro_dcache_ctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PRO_DCACHE_CTRL_SPEC;
impl crate::RegisterSpec for PRO_DCACHE_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pro_dcache_ctrl::R`](R) reader structure"]
impl crate::Readable for PRO_DCACHE_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`pro_dcache_ctrl::W`](W) writer structure"]
impl crate::Writable for PRO_DCACHE_CTRL_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PRO_DCACHE_CTRL to value 0x0100"]
impl crate::Resettable for PRO_DCACHE_CTRL_SPEC {
    const RESET_VALUE: u32 = 0x0100;
}