1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
#[doc = "Register `HCINT2` reader"]
pub type R = crate::R<HCINT2_SPEC>;
#[doc = "Register `HCINT2` writer"]
pub type W = crate::W<HCINT2_SPEC>;
#[doc = "Field `H_XFERCOMPL2` reader - "]
pub type H_XFERCOMPL2_R = crate::BitReader;
#[doc = "Field `H_XFERCOMPL2` writer - "]
pub type H_XFERCOMPL2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_CHHLTD2` reader - "]
pub type H_CHHLTD2_R = crate::BitReader;
#[doc = "Field `H_CHHLTD2` writer - "]
pub type H_CHHLTD2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_AHBERR2` reader - "]
pub type H_AHBERR2_R = crate::BitReader;
#[doc = "Field `H_AHBERR2` writer - "]
pub type H_AHBERR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_STALL2` reader - "]
pub type H_STALL2_R = crate::BitReader;
#[doc = "Field `H_STALL2` writer - "]
pub type H_STALL2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_NACK2` reader - "]
pub type H_NACK2_R = crate::BitReader;
#[doc = "Field `H_NACK2` writer - "]
pub type H_NACK2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_ACK2` reader - "]
pub type H_ACK2_R = crate::BitReader;
#[doc = "Field `H_ACK2` writer - "]
pub type H_ACK2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_NYET2` reader - "]
pub type H_NYET2_R = crate::BitReader;
#[doc = "Field `H_NYET2` writer - "]
pub type H_NYET2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_XACTERR2` reader - "]
pub type H_XACTERR2_R = crate::BitReader;
#[doc = "Field `H_XACTERR2` writer - "]
pub type H_XACTERR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_BBLERR2` reader - "]
pub type H_BBLERR2_R = crate::BitReader;
#[doc = "Field `H_BBLERR2` writer - "]
pub type H_BBLERR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_FRMOVRUN2` reader - "]
pub type H_FRMOVRUN2_R = crate::BitReader;
#[doc = "Field `H_FRMOVRUN2` writer - "]
pub type H_FRMOVRUN2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_DATATGLERR2` reader - "]
pub type H_DATATGLERR2_R = crate::BitReader;
#[doc = "Field `H_DATATGLERR2` writer - "]
pub type H_DATATGLERR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_BNAINTR2` reader - "]
pub type H_BNAINTR2_R = crate::BitReader;
#[doc = "Field `H_BNAINTR2` writer - "]
pub type H_BNAINTR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_XCS_XACT_ERR2` reader - "]
pub type H_XCS_XACT_ERR2_R = crate::BitReader;
#[doc = "Field `H_XCS_XACT_ERR2` writer - "]
pub type H_XCS_XACT_ERR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `H_DESC_LST_ROLLINTR2` reader - "]
pub type H_DESC_LST_ROLLINTR2_R = crate::BitReader;
#[doc = "Field `H_DESC_LST_ROLLINTR2` writer - "]
pub type H_DESC_LST_ROLLINTR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn h_xfercompl2(&self) -> H_XFERCOMPL2_R {
        H_XFERCOMPL2_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn h_chhltd2(&self) -> H_CHHLTD2_R {
        H_CHHLTD2_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn h_ahberr2(&self) -> H_AHBERR2_R {
        H_AHBERR2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn h_stall2(&self) -> H_STALL2_R {
        H_STALL2_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn h_nack2(&self) -> H_NACK2_R {
        H_NACK2_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn h_ack2(&self) -> H_ACK2_R {
        H_ACK2_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn h_nyet2(&self) -> H_NYET2_R {
        H_NYET2_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn h_xacterr2(&self) -> H_XACTERR2_R {
        H_XACTERR2_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn h_bblerr2(&self) -> H_BBLERR2_R {
        H_BBLERR2_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn h_frmovrun2(&self) -> H_FRMOVRUN2_R {
        H_FRMOVRUN2_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn h_datatglerr2(&self) -> H_DATATGLERR2_R {
        H_DATATGLERR2_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn h_bnaintr2(&self) -> H_BNAINTR2_R {
        H_BNAINTR2_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn h_xcs_xact_err2(&self) -> H_XCS_XACT_ERR2_R {
        H_XCS_XACT_ERR2_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn h_desc_lst_rollintr2(&self) -> H_DESC_LST_ROLLINTR2_R {
        H_DESC_LST_ROLLINTR2_R::new(((self.bits >> 13) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HCINT2")
            .field(
                "h_xfercompl2",
                &format_args!("{}", self.h_xfercompl2().bit()),
            )
            .field("h_chhltd2", &format_args!("{}", self.h_chhltd2().bit()))
            .field("h_ahberr2", &format_args!("{}", self.h_ahberr2().bit()))
            .field("h_stall2", &format_args!("{}", self.h_stall2().bit()))
            .field("h_nack2", &format_args!("{}", self.h_nack2().bit()))
            .field("h_ack2", &format_args!("{}", self.h_ack2().bit()))
            .field("h_nyet2", &format_args!("{}", self.h_nyet2().bit()))
            .field("h_xacterr2", &format_args!("{}", self.h_xacterr2().bit()))
            .field("h_bblerr2", &format_args!("{}", self.h_bblerr2().bit()))
            .field("h_frmovrun2", &format_args!("{}", self.h_frmovrun2().bit()))
            .field(
                "h_datatglerr2",
                &format_args!("{}", self.h_datatglerr2().bit()),
            )
            .field("h_bnaintr2", &format_args!("{}", self.h_bnaintr2().bit()))
            .field(
                "h_xcs_xact_err2",
                &format_args!("{}", self.h_xcs_xact_err2().bit()),
            )
            .field(
                "h_desc_lst_rollintr2",
                &format_args!("{}", self.h_desc_lst_rollintr2().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<HCINT2_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn h_xfercompl2(&mut self) -> H_XFERCOMPL2_W<HCINT2_SPEC, 0> {
        H_XFERCOMPL2_W::new(self)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    #[must_use]
    pub fn h_chhltd2(&mut self) -> H_CHHLTD2_W<HCINT2_SPEC, 1> {
        H_CHHLTD2_W::new(self)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn h_ahberr2(&mut self) -> H_AHBERR2_W<HCINT2_SPEC, 2> {
        H_AHBERR2_W::new(self)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn h_stall2(&mut self) -> H_STALL2_W<HCINT2_SPEC, 3> {
        H_STALL2_W::new(self)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn h_nack2(&mut self) -> H_NACK2_W<HCINT2_SPEC, 4> {
        H_NACK2_W::new(self)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    #[must_use]
    pub fn h_ack2(&mut self) -> H_ACK2_W<HCINT2_SPEC, 5> {
        H_ACK2_W::new(self)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn h_nyet2(&mut self) -> H_NYET2_W<HCINT2_SPEC, 6> {
        H_NYET2_W::new(self)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn h_xacterr2(&mut self) -> H_XACTERR2_W<HCINT2_SPEC, 7> {
        H_XACTERR2_W::new(self)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn h_bblerr2(&mut self) -> H_BBLERR2_W<HCINT2_SPEC, 8> {
        H_BBLERR2_W::new(self)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn h_frmovrun2(&mut self) -> H_FRMOVRUN2_W<HCINT2_SPEC, 9> {
        H_FRMOVRUN2_W::new(self)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn h_datatglerr2(&mut self) -> H_DATATGLERR2_W<HCINT2_SPEC, 10> {
        H_DATATGLERR2_W::new(self)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn h_bnaintr2(&mut self) -> H_BNAINTR2_W<HCINT2_SPEC, 11> {
        H_BNAINTR2_W::new(self)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn h_xcs_xact_err2(&mut self) -> H_XCS_XACT_ERR2_W<HCINT2_SPEC, 12> {
        H_XCS_XACT_ERR2_W::new(self)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn h_desc_lst_rollintr2(&mut self) -> H_DESC_LST_ROLLINTR2_W<HCINT2_SPEC, 13> {
        H_DESC_LST_ROLLINTR2_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`hcint2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`hcint2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct HCINT2_SPEC;
impl crate::RegisterSpec for HCINT2_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`hcint2::R`](R) reader structure"]
impl crate::Readable for HCINT2_SPEC {}
#[doc = "`write(|w| ..)` method takes [`hcint2::W`](W) writer structure"]
impl crate::Writable for HCINT2_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets HCINT2 to value 0"]
impl crate::Resettable for HCINT2_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}