1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `RD_TIM_CONF` reader"]
pub struct R(crate::R<RD_TIM_CONF_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<RD_TIM_CONF_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<RD_TIM_CONF_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<RD_TIM_CONF_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `RD_TIM_CONF` writer"]
pub struct W(crate::W<RD_TIM_CONF_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<RD_TIM_CONF_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<RD_TIM_CONF_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<RD_TIM_CONF_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `THR_A` reader - Configures the hold time of read operation."]
pub type THR_A_R = crate::FieldReader;
#[doc = "Field `THR_A` writer - Configures the hold time of read operation."]
pub type THR_A_W<'a, const O: u8> = crate::FieldWriter<'a, RD_TIM_CONF_SPEC, 8, O>;
#[doc = "Field `TRD` reader - Configures the length of pulse of read operation."]
pub type TRD_R = crate::FieldReader;
#[doc = "Field `TRD` writer - Configures the length of pulse of read operation."]
pub type TRD_W<'a, const O: u8> = crate::FieldWriter<'a, RD_TIM_CONF_SPEC, 8, O>;
#[doc = "Field `TSUR_A` reader - Configures the setup time of read operation."]
pub type TSUR_A_R = crate::FieldReader;
#[doc = "Field `TSUR_A` writer - Configures the setup time of read operation."]
pub type TSUR_A_W<'a, const O: u8> = crate::FieldWriter<'a, RD_TIM_CONF_SPEC, 8, O>;
#[doc = "Field `READ_INIT_NUM` reader - Configures the initial read time of eFuse."]
pub type READ_INIT_NUM_R = crate::FieldReader;
#[doc = "Field `READ_INIT_NUM` writer - Configures the initial read time of eFuse."]
pub type READ_INIT_NUM_W<'a, const O: u8> = crate::FieldWriter<'a, RD_TIM_CONF_SPEC, 8, O>;
impl R {
    #[doc = "Bits 0:7 - Configures the hold time of read operation."]
    #[inline(always)]
    pub fn thr_a(&self) -> THR_A_R {
        THR_A_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 8:15 - Configures the length of pulse of read operation."]
    #[inline(always)]
    pub fn trd(&self) -> TRD_R {
        TRD_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    #[doc = "Bits 16:23 - Configures the setup time of read operation."]
    #[inline(always)]
    pub fn tsur_a(&self) -> TSUR_A_R {
        TSUR_A_R::new(((self.bits >> 16) & 0xff) as u8)
    }
    #[doc = "Bits 24:31 - Configures the initial read time of eFuse."]
    #[inline(always)]
    pub fn read_init_num(&self) -> READ_INIT_NUM_R {
        READ_INIT_NUM_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RD_TIM_CONF")
            .field("thr_a", &format_args!("{}", self.thr_a().bits()))
            .field("trd", &format_args!("{}", self.trd().bits()))
            .field("tsur_a", &format_args!("{}", self.tsur_a().bits()))
            .field(
                "read_init_num",
                &format_args!("{}", self.read_init_num().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<RD_TIM_CONF_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
impl W {
    #[doc = "Bits 0:7 - Configures the hold time of read operation."]
    #[inline(always)]
    #[must_use]
    pub fn thr_a(&mut self) -> THR_A_W<0> {
        THR_A_W::new(self)
    }
    #[doc = "Bits 8:15 - Configures the length of pulse of read operation."]
    #[inline(always)]
    #[must_use]
    pub fn trd(&mut self) -> TRD_W<8> {
        TRD_W::new(self)
    }
    #[doc = "Bits 16:23 - Configures the setup time of read operation."]
    #[inline(always)]
    #[must_use]
    pub fn tsur_a(&mut self) -> TSUR_A_W<16> {
        TSUR_A_W::new(self)
    }
    #[doc = "Bits 24:31 - Configures the initial read time of eFuse."]
    #[inline(always)]
    #[must_use]
    pub fn read_init_num(&mut self) -> READ_INIT_NUM_W<24> {
        READ_INIT_NUM_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Configures read timing parameters.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rd_tim_conf](index.html) module"]
pub struct RD_TIM_CONF_SPEC;
impl crate::RegisterSpec for RD_TIM_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [rd_tim_conf::R](R) reader structure"]
impl crate::Readable for RD_TIM_CONF_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [rd_tim_conf::W](W) writer structure"]
impl crate::Writable for RD_TIM_CONF_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets RD_TIM_CONF to value 0x1201_0101"]
impl crate::Resettable for RD_TIM_CONF_SPEC {
    const RESET_VALUE: Self::Ux = 0x1201_0101;
}