Struct esp32s2::i2c0::fifo_conf::W

source ·

pub struct W(_);

Expand description

Register FIFO_CONF writer

Implementations§

source §

impl W

source

pub fn rxfifo_wm_thrhd(&mut self) -> RXFIFO_WM_THRHD_W<'_, 0>

Bits 0:4 - The water mark threshold of RX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN is 1 and RX FIFO counter is bigger than I2C_RXFIFO_WM_THRHD[4:0], I2C_RXFIFO_WM_INT_RAW bit will be valid.

source

pub fn txfifo_wm_thrhd(&mut self) -> TXFIFO_WM_THRHD_W<'_, 5>

Bits 5:9 - The water mark threshold of TX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN is 1 and TX FIFO counter is smaller than I2C_TXFIFO_WM_THRHD[4:0], I2C_TXFIFO_WM_INT_RAW bit will be valid.

source

pub fn nonfifo_en(&mut self) -> NONFIFO_EN_W<'_, 10>

Bit 10 - Set this bit to enable APB non-FIFO mode.

source

pub fn fifo_addr_cfg_en(&mut self) -> FIFO_ADDR_CFG_EN_W<'_, 11>

Bit 11 - When this bit is set to 1, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM.

source

pub fn rx_fifo_rst(&mut self) -> RX_FIFO_RST_W<'_, 12>

Bit 12 - Set this bit to reset RX FIFO.

source

pub fn tx_fifo_rst(&mut self) -> TX_FIFO_RST_W<'_, 13>

Bit 13 - Set this bit to reset TX FIFO.

source

pub fn nonfifo_rx_thres(&mut self) -> NONFIFO_RX_THRES_W<'_, 14>

Bits 14:19 - When I2C receives more than I2C_NONFIFO_RX_THRES bytes of data, it will generate an I2C_RXFIFO_UDF_INT interrupt and update the current offset address of the received data.

source

pub fn nonfifo_tx_thres(&mut self) -> NONFIFO_TX_THRES_W<'_, 20>

Bits 20:25 - When I2C sends more than I2C_NONFIFO_TX_THRES bytes of data, it will generate an I2C_TXFIFO_OVF_INT interrupt and update the current offset address of the sent data.

source

pub fn fifo_prt_en(&mut self) -> FIFO_PRT_EN_W<'_, 26>

Bit 26 - The control enable bit of FIFO pointer in non-FIFO mode. This bit controls the valid bits and the interrupts of TX/RX FIFO overflow, underflow, full and empty.

source