Module esp32h2::spi0::spi_mem_sram_clk
source · Expand description
SPI0 external RAM clock control register
Structs
- SPI0 external RAM clock control register
Type Aliases
- Register
SPI_MEM_SRAM_CLKreader - Field
SPI_MEM_SCLKCNT_Hreader - For SPI0 external RAM interface, it must be floor((spi_mem_clkcnt_N+1)/2-1). - Field
SPI_MEM_SCLKCNT_Lreader - For SPI0 external RAM interface, it must be equal to spi_mem_clkcnt_N. - Field
SPI_MEM_SCLKCNT_Nreader - For SPI0 external RAM interface, it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1) - Field
SPI_MEM_SCLK_EQU_SYSCLKreader - For SPI0 external RAM interface, 1: spi_mem_clk is eqaul to system 0: spi_mem_clk is divided from system clock.