Module esp32h2::mcpwm0::int_st

source ·
Expand description

Masked interrupt status

Structs

Type Aliases

  • CAP0_INT_ST_R
    Field CAP0_INT_ST reader - The masked status bit for the interrupt triggered by capture on channel 0.
  • CAP1_INT_ST_R
    Field CAP1_INT_ST reader - The masked status bit for the interrupt triggered by capture on channel 1.
  • CAP2_INT_ST_R
    Field CAP2_INT_ST reader - The masked status bit for the interrupt triggered by capture on channel 2.
  • CMPR0_TEA_INT_ST_R
    Field CMPR0_TEA_INT_ST reader - The masked status bit for the interrupt triggered by a PWM operator 0 TEA event
  • CMPR0_TEB_INT_ST_R
    Field CMPR0_TEB_INT_ST reader - The masked status bit for the interrupt triggered by a PWM operator 0 TEB event
  • CMPR1_TEA_INT_ST_R
    Field CMPR1_TEA_INT_ST reader - The masked status bit for the interrupt triggered by a PWM operator 1 TEA event
  • CMPR1_TEB_INT_ST_R
    Field CMPR1_TEB_INT_ST reader - The masked status bit for the interrupt triggered by a PWM operator 1 TEB event
  • CMPR2_TEA_INT_ST_R
    Field CMPR2_TEA_INT_ST reader - The masked status bit for the interrupt triggered by a PWM operator 2 TEA event
  • CMPR2_TEB_INT_ST_R
    Field CMPR2_TEB_INT_ST reader - The masked status bit for the interrupt triggered by a PWM operator 2 TEB event
  • FAULT0_CLR_INT_ST_R
    Field FAULT0_CLR_INT_ST reader - The masked status bit for the interrupt triggered when event_f0 ends.
  • FAULT0_INT_ST_R
    Field FAULT0_INT_ST reader - The masked status bit for the interrupt triggered when event_f0 starts.
  • FAULT1_CLR_INT_ST_R
    Field FAULT1_CLR_INT_ST reader - The masked status bit for the interrupt triggered when event_f1 ends.
  • FAULT1_INT_ST_R
    Field FAULT1_INT_ST reader - The masked status bit for the interrupt triggered when event_f1 starts.
  • FAULT2_CLR_INT_ST_R
    Field FAULT2_CLR_INT_ST reader - The masked status bit for the interrupt triggered when event_f2 ends.
  • FAULT2_INT_ST_R
    Field FAULT2_INT_ST reader - The masked status bit for the interrupt triggered when event_f2 starts.
  • R
    Register INT_ST reader
  • TIMER0_STOP_INT_ST_R
    Field TIMER0_STOP_INT_ST reader - The masked status bit for the interrupt triggered when the timer 0 stops.
  • TIMER0_TEP_INT_ST_R
    Field TIMER0_TEP_INT_ST reader - The masked status bit for the interrupt triggered by a PWM timer 0 TEP event.
  • TIMER0_TEZ_INT_ST_R
    Field TIMER0_TEZ_INT_ST reader - The masked status bit for the interrupt triggered by a PWM timer 0 TEZ event.
  • TIMER1_STOP_INT_ST_R
    Field TIMER1_STOP_INT_ST reader - The masked status bit for the interrupt triggered when the timer 1 stops.
  • TIMER1_TEP_INT_ST_R
    Field TIMER1_TEP_INT_ST reader - The masked status bit for the interrupt triggered by a PWM timer 1 TEP event.
  • TIMER1_TEZ_INT_ST_R
    Field TIMER1_TEZ_INT_ST reader - The masked status bit for the interrupt triggered by a PWM timer 1 TEZ event.
  • TIMER2_STOP_INT_ST_R
    Field TIMER2_STOP_INT_ST reader - The masked status bit for the interrupt triggered when the timer 2 stops.
  • TIMER2_TEP_INT_ST_R
    Field TIMER2_TEP_INT_ST reader - The masked status bit for the interrupt triggered by a PWM timer 2 TEP event.
  • TIMER2_TEZ_INT_ST_R
    Field TIMER2_TEZ_INT_ST reader - The masked status bit for the interrupt triggered by a PWM timer 2 TEZ event.
  • TZ0_CBC_INT_ST_R
    Field TZ0_CBC_INT_ST reader - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
  • TZ0_OST_INT_ST_R
    Field TZ0_OST_INT_ST reader - The masked status bit for the interrupt triggered by a one-shot mode action on PWM0.
  • TZ1_CBC_INT_ST_R
    Field TZ1_CBC_INT_ST reader - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
  • TZ1_OST_INT_ST_R
    Field TZ1_OST_INT_ST reader - The masked status bit for the interrupt triggered by a one-shot mode action on PWM1.
  • TZ2_CBC_INT_ST_R
    Field TZ2_CBC_INT_ST reader - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
  • TZ2_OST_INT_ST_R
    Field TZ2_OST_INT_ST reader - The masked status bit for the interrupt triggered by a one-shot mode action on PWM2.