1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138

#[doc = "Register `I2C0_SCLK_CONF` reader"]
pub type R = crate::R<I2C0_SCLK_CONF_SPEC>;
#[doc = "Register `I2C0_SCLK_CONF` writer"]
pub type W = crate::W<I2C0_SCLK_CONF_SPEC>;
#[doc = "Field `I2C0_SCLK_DIV_A` reader - The denominator of the frequency divider factor of the i2c function clock."]
pub type I2C0_SCLK_DIV_A_R = crate::FieldReader;
#[doc = "Field `I2C0_SCLK_DIV_A` writer - The denominator of the frequency divider factor of the i2c function clock."]
pub type I2C0_SCLK_DIV_A_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 6, O>;
#[doc = "Field `I2C0_SCLK_DIV_B` reader - The numerator of the frequency divider factor of the i2c function clock."]
pub type I2C0_SCLK_DIV_B_R = crate::FieldReader;
#[doc = "Field `I2C0_SCLK_DIV_B` writer - The numerator of the frequency divider factor of the i2c function clock."]
pub type I2C0_SCLK_DIV_B_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 6, O>;
#[doc = "Field `I2C0_SCLK_DIV_NUM` reader - The integral part of the frequency divider factor of the i2c function clock."]
pub type I2C0_SCLK_DIV_NUM_R = crate::FieldReader;
#[doc = "Field `I2C0_SCLK_DIV_NUM` writer - The integral part of the frequency divider factor of the i2c function clock."]
pub type I2C0_SCLK_DIV_NUM_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 8, O>;
#[doc = "Field `I2C0_SCLK_SEL` reader - set this field to select clock-source. 0(default): XTAL, 1: FOSC."]
pub type I2C0_SCLK_SEL_R = crate::BitReader;
#[doc = "Field `I2C0_SCLK_SEL` writer - set this field to select clock-source. 0(default): XTAL, 1: FOSC."]
pub type I2C0_SCLK_SEL_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `I2C0_SCLK_EN` reader - Set 1 to enable i2c function clock"]
pub type I2C0_SCLK_EN_R = crate::BitReader;
#[doc = "Field `I2C0_SCLK_EN` writer - Set 1 to enable i2c function clock"]
pub type I2C0_SCLK_EN_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bits 0:5 - The denominator of the frequency divider factor of the i2c function clock."]
    #[inline(always)]
    pub fn i2c0_sclk_div_a(&self) -> I2C0_SCLK_DIV_A_R {
        I2C0_SCLK_DIV_A_R::new((self.bits & 0x3f) as u8)
    }
    #[doc = "Bits 6:11 - The numerator of the frequency divider factor of the i2c function clock."]
    #[inline(always)]
    pub fn i2c0_sclk_div_b(&self) -> I2C0_SCLK_DIV_B_R {
        I2C0_SCLK_DIV_B_R::new(((self.bits >> 6) & 0x3f) as u8)
    }
    #[doc = "Bits 12:19 - The integral part of the frequency divider factor of the i2c function clock."]
    #[inline(always)]
    pub fn i2c0_sclk_div_num(&self) -> I2C0_SCLK_DIV_NUM_R {
        I2C0_SCLK_DIV_NUM_R::new(((self.bits >> 12) & 0xff) as u8)
    }
    #[doc = "Bit 20 - set this field to select clock-source. 0(default): XTAL, 1: FOSC."]
    #[inline(always)]
    pub fn i2c0_sclk_sel(&self) -> I2C0_SCLK_SEL_R {
        I2C0_SCLK_SEL_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 22 - Set 1 to enable i2c function clock"]
    #[inline(always)]
    pub fn i2c0_sclk_en(&self) -> I2C0_SCLK_EN_R {
        I2C0_SCLK_EN_R::new(((self.bits >> 22) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C0_SCLK_CONF")
            .field(
                "i2c0_sclk_div_a",
                &format_args!("{}", self.i2c0_sclk_div_a().bits()),
            )
            .field(
                "i2c0_sclk_div_b",
                &format_args!("{}", self.i2c0_sclk_div_b().bits()),
            )
            .field(
                "i2c0_sclk_div_num",
                &format_args!("{}", self.i2c0_sclk_div_num().bits()),
            )
            .field(
                "i2c0_sclk_sel",
                &format_args!("{}", self.i2c0_sclk_sel().bit()),
            )
            .field(
                "i2c0_sclk_en",
                &format_args!("{}", self.i2c0_sclk_en().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<I2C0_SCLK_CONF_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
impl W {
    #[doc = "Bits 0:5 - The denominator of the frequency divider factor of the i2c function clock."]
    #[inline(always)]
    #[must_use]
    pub fn i2c0_sclk_div_a(&mut self) -> I2C0_SCLK_DIV_A_W<I2C0_SCLK_CONF_SPEC, 0> {
        I2C0_SCLK_DIV_A_W::new(self)
    }
    #[doc = "Bits 6:11 - The numerator of the frequency divider factor of the i2c function clock."]
    #[inline(always)]
    #[must_use]
    pub fn i2c0_sclk_div_b(&mut self) -> I2C0_SCLK_DIV_B_W<I2C0_SCLK_CONF_SPEC, 6> {
        I2C0_SCLK_DIV_B_W::new(self)
    }
    #[doc = "Bits 12:19 - The integral part of the frequency divider factor of the i2c function clock."]
    #[inline(always)]
    #[must_use]
    pub fn i2c0_sclk_div_num(&mut self) -> I2C0_SCLK_DIV_NUM_W<I2C0_SCLK_CONF_SPEC, 12> {
        I2C0_SCLK_DIV_NUM_W::new(self)
    }
    #[doc = "Bit 20 - set this field to select clock-source. 0(default): XTAL, 1: FOSC."]
    #[inline(always)]
    #[must_use]
    pub fn i2c0_sclk_sel(&mut self) -> I2C0_SCLK_SEL_W<I2C0_SCLK_CONF_SPEC, 20> {
        I2C0_SCLK_SEL_W::new(self)
    }
    #[doc = "Bit 22 - Set 1 to enable i2c function clock"]
    #[inline(always)]
    #[must_use]
    pub fn i2c0_sclk_en(&mut self) -> I2C0_SCLK_EN_W<I2C0_SCLK_CONF_SPEC, 22> {
        I2C0_SCLK_EN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "I2C_SCLK configuration register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`i2c0_sclk_conf::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`i2c0_sclk_conf::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct I2C0_SCLK_CONF_SPEC;
impl crate::RegisterSpec for I2C0_SCLK_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`i2c0_sclk_conf::R`](R) reader structure"]
impl crate::Readable for I2C0_SCLK_CONF_SPEC {}
#[doc = "`write(|w| ..)` method takes [`i2c0_sclk_conf::W`](W) writer structure"]
impl crate::Writable for I2C0_SCLK_CONF_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets I2C0_SCLK_CONF to value 0x0040_0000"]
impl crate::Resettable for I2C0_SCLK_CONF_SPEC {
    const RESET_VALUE: Self::Ux = 0x0040_0000;
}