1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

#[doc = "Register `WR_DIS` reader"]
pub type R = crate::R<WR_DIS_SPEC>;
#[doc = "Field `BLOCK0_WR_DIS` reader - Otp block0 write disable data."]
pub type BLOCK0_WR_DIS_R = crate::FieldReader<u32>;
impl R {
    #[doc = "Bits 0:31 - Otp block0 write disable data."]
    #[inline(always)]
    pub fn block0_wr_dis(&self) -> BLOCK0_WR_DIS_R {
        BLOCK0_WR_DIS_R::new(self.bits)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WR_DIS")
            .field("block0_wr_dis", &self.block0_wr_dis())
            .finish()
    }
}
#[doc = "Otp debuger block0 data register1.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`wr_dis::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct WR_DIS_SPEC;
impl crate::RegisterSpec for WR_DIS_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`wr_dis::R`](R) reader structure"]
impl crate::Readable for WR_DIS_SPEC {}
#[doc = "`reset()` method sets WR_DIS to value 0"]
impl crate::Resettable for WR_DIS_SPEC {
    const RESET_VALUE: u32 = 0;
}