#[doc = "Register `L2_CACHE_PRELOAD_CTRL` reader"]
pub struct R(crate::R<L2_CACHE_PRELOAD_CTRL_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<L2_CACHE_PRELOAD_CTRL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<L2_CACHE_PRELOAD_CTRL_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<L2_CACHE_PRELOAD_CTRL_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `L2_CACHE_PRELOAD_CTRL` writer"]
pub struct W(crate::W<L2_CACHE_PRELOAD_CTRL_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<L2_CACHE_PRELOAD_CTRL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<L2_CACHE_PRELOAD_CTRL_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<L2_CACHE_PRELOAD_CTRL_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `L2_CACHE_PRELOAD_ENA` reader - The bit is used to enable preload operation on L2-Cache. It will be cleared by hardware automatically after preload operation is done."]
pub type L2_CACHE_PRELOAD_ENA_R = crate::BitReader;
#[doc = "Field `L2_CACHE_PRELOAD_ENA` writer - The bit is used to enable preload operation on L2-Cache. It will be cleared by hardware automatically after preload operation is done."]
pub type L2_CACHE_PRELOAD_ENA_W<'a, const O: u8> =
crate::BitWriter<'a, L2_CACHE_PRELOAD_CTRL_SPEC, O>;
#[doc = "Field `L2_CACHE_PRELOAD_DONE` reader - The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."]
pub type L2_CACHE_PRELOAD_DONE_R = crate::BitReader;
#[doc = "Field `L2_CACHE_PRELOAD_ORDER` reader - The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."]
pub type L2_CACHE_PRELOAD_ORDER_R = crate::BitReader;
#[doc = "Field `L2_CACHE_PRELOAD_RGID` reader - The bit is used to set the gid of l2 cache preload."]
pub type L2_CACHE_PRELOAD_RGID_R = crate::FieldReader;
impl R {
#[doc = "Bit 0 - The bit is used to enable preload operation on L2-Cache. It will be cleared by hardware automatically after preload operation is done."]
#[inline(always)]
pub fn l2_cache_preload_ena(&self) -> L2_CACHE_PRELOAD_ENA_R {
L2_CACHE_PRELOAD_ENA_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."]
#[inline(always)]
pub fn l2_cache_preload_done(&self) -> L2_CACHE_PRELOAD_DONE_R {
L2_CACHE_PRELOAD_DONE_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."]
#[inline(always)]
pub fn l2_cache_preload_order(&self) -> L2_CACHE_PRELOAD_ORDER_R {
L2_CACHE_PRELOAD_ORDER_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bits 3:6 - The bit is used to set the gid of l2 cache preload."]
#[inline(always)]
pub fn l2_cache_preload_rgid(&self) -> L2_CACHE_PRELOAD_RGID_R {
L2_CACHE_PRELOAD_RGID_R::new(((self.bits >> 3) & 0x0f) as u8)
}
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("L2_CACHE_PRELOAD_CTRL")
.field(
"l2_cache_preload_ena",
&format_args!("{}", self.l2_cache_preload_ena().bit()),
)
.field(
"l2_cache_preload_done",
&format_args!("{}", self.l2_cache_preload_done().bit()),
)
.field(
"l2_cache_preload_order",
&format_args!("{}", self.l2_cache_preload_order().bit()),
)
.field(
"l2_cache_preload_rgid",
&format_args!("{}", self.l2_cache_preload_rgid().bits()),
)
.finish()
}
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<L2_CACHE_PRELOAD_CTRL_SPEC> {
fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
self.read().fmt(f)
}
}
impl W {
#[doc = "Bit 0 - The bit is used to enable preload operation on L2-Cache. It will be cleared by hardware automatically after preload operation is done."]
#[inline(always)]
#[must_use]
pub fn l2_cache_preload_ena(&mut self) -> L2_CACHE_PRELOAD_ENA_W<0> {
L2_CACHE_PRELOAD_ENA_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "L2 Cache preload-operation control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [l2_cache_preload_ctrl](index.html) module"]
pub struct L2_CACHE_PRELOAD_CTRL_SPEC;
impl crate::RegisterSpec for L2_CACHE_PRELOAD_CTRL_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [l2_cache_preload_ctrl::R](R) reader structure"]
impl crate::Readable for L2_CACHE_PRELOAD_CTRL_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [l2_cache_preload_ctrl::W](W) writer structure"]
impl crate::Writable for L2_CACHE_PRELOAD_CTRL_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets L2_CACHE_PRELOAD_CTRL to value 0x02"]
impl crate::Resettable for L2_CACHE_PRELOAD_CTRL_SPEC {
const RESET_VALUE: Self::Ux = 0x02;
}