1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135

#[doc = "Register `INT_ENA` reader"]
pub struct R(crate::R<INT_ENA_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<INT_ENA_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<INT_ENA_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<INT_ENA_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `INT_ENA` writer"]
pub struct W(crate::W<INT_ENA_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<INT_ENA_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<INT_ENA_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<INT_ENA_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `TX_FIFO_REMPTY_INT_ENA` reader - Write 1 to enable TX_FIFO_REMPTY_INTR."]
pub type TX_FIFO_REMPTY_INT_ENA_R = crate::BitReader;
#[doc = "Field `TX_FIFO_REMPTY_INT_ENA` writer - Write 1 to enable TX_FIFO_REMPTY_INTR."]
pub type TX_FIFO_REMPTY_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `RX_FIFO_WFULL_INT_ENA` reader - Write 1 to enable RX_FIFO_WFULL_INTR."]
pub type RX_FIFO_WFULL_INT_ENA_R = crate::BitReader;
#[doc = "Field `RX_FIFO_WFULL_INT_ENA` writer - Write 1 to enable RX_FIFO_WFULL_INTR."]
pub type RX_FIFO_WFULL_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `TX_EOF_INT_ENA` reader - Write 1 to enable TX_EOF_INTR."]
pub type TX_EOF_INT_ENA_R = crate::BitReader;
#[doc = "Field `TX_EOF_INT_ENA` writer - Write 1 to enable TX_EOF_INTR."]
pub type TX_EOF_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
impl R {
    #[doc = "Bit 0 - Write 1 to enable TX_FIFO_REMPTY_INTR."]
    #[inline(always)]
    pub fn tx_fifo_rempty_int_ena(&self) -> TX_FIFO_REMPTY_INT_ENA_R {
        TX_FIFO_REMPTY_INT_ENA_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Write 1 to enable RX_FIFO_WFULL_INTR."]
    #[inline(always)]
    pub fn rx_fifo_wfull_int_ena(&self) -> RX_FIFO_WFULL_INT_ENA_R {
        RX_FIFO_WFULL_INT_ENA_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Write 1 to enable TX_EOF_INTR."]
    #[inline(always)]
    pub fn tx_eof_int_ena(&self) -> TX_EOF_INT_ENA_R {
        TX_EOF_INT_ENA_R::new(((self.bits >> 2) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INT_ENA")
            .field(
                "tx_fifo_rempty_int_ena",
                &format_args!("{}", self.tx_fifo_rempty_int_ena().bit()),
            )
            .field(
                "rx_fifo_wfull_int_ena",
                &format_args!("{}", self.rx_fifo_wfull_int_ena().bit()),
            )
            .field(
                "tx_eof_int_ena",
                &format_args!("{}", self.tx_eof_int_ena().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INT_ENA_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
impl W {
    #[doc = "Bit 0 - Write 1 to enable TX_FIFO_REMPTY_INTR."]
    #[inline(always)]
    #[must_use]
    pub fn tx_fifo_rempty_int_ena(&mut self) -> TX_FIFO_REMPTY_INT_ENA_W<0> {
        TX_FIFO_REMPTY_INT_ENA_W::new(self)
    }
    #[doc = "Bit 1 - Write 1 to enable RX_FIFO_WFULL_INTR."]
    #[inline(always)]
    #[must_use]
    pub fn rx_fifo_wfull_int_ena(&mut self) -> RX_FIFO_WFULL_INT_ENA_W<1> {
        RX_FIFO_WFULL_INT_ENA_W::new(self)
    }
    #[doc = "Bit 2 - Write 1 to enable TX_EOF_INTR."]
    #[inline(always)]
    #[must_use]
    pub fn tx_eof_int_ena(&mut self) -> TX_EOF_INT_ENA_W<2> {
        TX_EOF_INT_ENA_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Parallel IO interrupt enable singal configuration register.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [int_ena](index.html) module"]
pub struct INT_ENA_SPEC;
impl crate::RegisterSpec for INT_ENA_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [int_ena::R](R) reader structure"]
impl crate::Readable for INT_ENA_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [int_ena::W](W) writer structure"]
impl crate::Writable for INT_ENA_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets INT_ENA to value 0"]
impl crate::Resettable for INT_ENA_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}