1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219

#[doc = "Register `L2_CACHE_ACS_CNT_CTRL` reader"]
pub struct R(crate::R<L2_CACHE_ACS_CNT_CTRL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<L2_CACHE_ACS_CNT_CTRL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<L2_CACHE_ACS_CNT_CTRL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<L2_CACHE_ACS_CNT_CTRL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `L2_IBUS0_CNT_ENA` reader - The bit is used to enable ibus0 counter in L2-Cache."]
pub type L2_IBUS0_CNT_ENA_R = crate::BitReader;
#[doc = "Field `L2_IBUS1_CNT_ENA` reader - The bit is used to enable ibus1 counter in L2-Cache."]
pub type L2_IBUS1_CNT_ENA_R = crate::BitReader;
#[doc = "Field `L2_IBUS2_CNT_ENA` reader - Reserved"]
pub type L2_IBUS2_CNT_ENA_R = crate::BitReader;
#[doc = "Field `L2_IBUS3_CNT_ENA` reader - Reserved"]
pub type L2_IBUS3_CNT_ENA_R = crate::BitReader;
#[doc = "Field `L2_DBUS0_CNT_ENA` reader - The bit is used to enable dbus0 counter in L2-Cache."]
pub type L2_DBUS0_CNT_ENA_R = crate::BitReader;
#[doc = "Field `L2_DBUS1_CNT_ENA` reader - The bit is used to enable dbus1 counter in L2-Cache."]
pub type L2_DBUS1_CNT_ENA_R = crate::BitReader;
#[doc = "Field `L2_DBUS2_CNT_ENA` reader - Reserved"]
pub type L2_DBUS2_CNT_ENA_R = crate::BitReader;
#[doc = "Field `L2_DBUS3_CNT_ENA` reader - Reserved"]
pub type L2_DBUS3_CNT_ENA_R = crate::BitReader;
#[doc = "Field `L2_IBUS0_CNT_CLR` reader - The bit is used to clear ibus0 counter in L2-Cache."]
pub type L2_IBUS0_CNT_CLR_R = crate::BitReader;
#[doc = "Field `L2_IBUS1_CNT_CLR` reader - The bit is used to clear ibus1 counter in L2-Cache."]
pub type L2_IBUS1_CNT_CLR_R = crate::BitReader;
#[doc = "Field `L2_IBUS2_CNT_CLR` reader - Reserved"]
pub type L2_IBUS2_CNT_CLR_R = crate::BitReader;
#[doc = "Field `L2_IBUS3_CNT_CLR` reader - Reserved"]
pub type L2_IBUS3_CNT_CLR_R = crate::BitReader;
#[doc = "Field `L2_DBUS0_CNT_CLR` reader - The bit is used to clear dbus0 counter in L2-Cache."]
pub type L2_DBUS0_CNT_CLR_R = crate::BitReader;
#[doc = "Field `L2_DBUS1_CNT_CLR` reader - The bit is used to clear dbus1 counter in L2-Cache."]
pub type L2_DBUS1_CNT_CLR_R = crate::BitReader;
#[doc = "Field `L2_DBUS2_CNT_CLR` reader - Reserved"]
pub type L2_DBUS2_CNT_CLR_R = crate::BitReader;
#[doc = "Field `L2_DBUS3_CNT_CLR` reader - Reserved"]
pub type L2_DBUS3_CNT_CLR_R = crate::BitReader;
impl R {
    #[doc = "Bit 8 - The bit is used to enable ibus0 counter in L2-Cache."]
    #[inline(always)]
    pub fn l2_ibus0_cnt_ena(&self) -> L2_IBUS0_CNT_ENA_R {
        L2_IBUS0_CNT_ENA_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - The bit is used to enable ibus1 counter in L2-Cache."]
    #[inline(always)]
    pub fn l2_ibus1_cnt_ena(&self) -> L2_IBUS1_CNT_ENA_R {
        L2_IBUS1_CNT_ENA_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Reserved"]
    #[inline(always)]
    pub fn l2_ibus2_cnt_ena(&self) -> L2_IBUS2_CNT_ENA_R {
        L2_IBUS2_CNT_ENA_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Reserved"]
    #[inline(always)]
    pub fn l2_ibus3_cnt_ena(&self) -> L2_IBUS3_CNT_ENA_R {
        L2_IBUS3_CNT_ENA_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - The bit is used to enable dbus0 counter in L2-Cache."]
    #[inline(always)]
    pub fn l2_dbus0_cnt_ena(&self) -> L2_DBUS0_CNT_ENA_R {
        L2_DBUS0_CNT_ENA_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - The bit is used to enable dbus1 counter in L2-Cache."]
    #[inline(always)]
    pub fn l2_dbus1_cnt_ena(&self) -> L2_DBUS1_CNT_ENA_R {
        L2_DBUS1_CNT_ENA_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Reserved"]
    #[inline(always)]
    pub fn l2_dbus2_cnt_ena(&self) -> L2_DBUS2_CNT_ENA_R {
        L2_DBUS2_CNT_ENA_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Reserved"]
    #[inline(always)]
    pub fn l2_dbus3_cnt_ena(&self) -> L2_DBUS3_CNT_ENA_R {
        L2_DBUS3_CNT_ENA_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 24 - The bit is used to clear ibus0 counter in L2-Cache."]
    #[inline(always)]
    pub fn l2_ibus0_cnt_clr(&self) -> L2_IBUS0_CNT_CLR_R {
        L2_IBUS0_CNT_CLR_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - The bit is used to clear ibus1 counter in L2-Cache."]
    #[inline(always)]
    pub fn l2_ibus1_cnt_clr(&self) -> L2_IBUS1_CNT_CLR_R {
        L2_IBUS1_CNT_CLR_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Reserved"]
    #[inline(always)]
    pub fn l2_ibus2_cnt_clr(&self) -> L2_IBUS2_CNT_CLR_R {
        L2_IBUS2_CNT_CLR_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Reserved"]
    #[inline(always)]
    pub fn l2_ibus3_cnt_clr(&self) -> L2_IBUS3_CNT_CLR_R {
        L2_IBUS3_CNT_CLR_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - The bit is used to clear dbus0 counter in L2-Cache."]
    #[inline(always)]
    pub fn l2_dbus0_cnt_clr(&self) -> L2_DBUS0_CNT_CLR_R {
        L2_DBUS0_CNT_CLR_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - The bit is used to clear dbus1 counter in L2-Cache."]
    #[inline(always)]
    pub fn l2_dbus1_cnt_clr(&self) -> L2_DBUS1_CNT_CLR_R {
        L2_DBUS1_CNT_CLR_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Reserved"]
    #[inline(always)]
    pub fn l2_dbus2_cnt_clr(&self) -> L2_DBUS2_CNT_CLR_R {
        L2_DBUS2_CNT_CLR_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Reserved"]
    #[inline(always)]
    pub fn l2_dbus3_cnt_clr(&self) -> L2_DBUS3_CNT_CLR_R {
        L2_DBUS3_CNT_CLR_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("L2_CACHE_ACS_CNT_CTRL")
            .field(
                "l2_ibus0_cnt_ena",
                &format_args!("{}", self.l2_ibus0_cnt_ena().bit()),
            )
            .field(
                "l2_ibus1_cnt_ena",
                &format_args!("{}", self.l2_ibus1_cnt_ena().bit()),
            )
            .field(
                "l2_ibus2_cnt_ena",
                &format_args!("{}", self.l2_ibus2_cnt_ena().bit()),
            )
            .field(
                "l2_ibus3_cnt_ena",
                &format_args!("{}", self.l2_ibus3_cnt_ena().bit()),
            )
            .field(
                "l2_dbus0_cnt_ena",
                &format_args!("{}", self.l2_dbus0_cnt_ena().bit()),
            )
            .field(
                "l2_dbus1_cnt_ena",
                &format_args!("{}", self.l2_dbus1_cnt_ena().bit()),
            )
            .field(
                "l2_dbus2_cnt_ena",
                &format_args!("{}", self.l2_dbus2_cnt_ena().bit()),
            )
            .field(
                "l2_dbus3_cnt_ena",
                &format_args!("{}", self.l2_dbus3_cnt_ena().bit()),
            )
            .field(
                "l2_ibus0_cnt_clr",
                &format_args!("{}", self.l2_ibus0_cnt_clr().bit()),
            )
            .field(
                "l2_ibus1_cnt_clr",
                &format_args!("{}", self.l2_ibus1_cnt_clr().bit()),
            )
            .field(
                "l2_ibus2_cnt_clr",
                &format_args!("{}", self.l2_ibus2_cnt_clr().bit()),
            )
            .field(
                "l2_ibus3_cnt_clr",
                &format_args!("{}", self.l2_ibus3_cnt_clr().bit()),
            )
            .field(
                "l2_dbus0_cnt_clr",
                &format_args!("{}", self.l2_dbus0_cnt_clr().bit()),
            )
            .field(
                "l2_dbus1_cnt_clr",
                &format_args!("{}", self.l2_dbus1_cnt_clr().bit()),
            )
            .field(
                "l2_dbus2_cnt_clr",
                &format_args!("{}", self.l2_dbus2_cnt_clr().bit()),
            )
            .field(
                "l2_dbus3_cnt_clr",
                &format_args!("{}", self.l2_dbus3_cnt_clr().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<L2_CACHE_ACS_CNT_CTRL_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
#[doc = "Cache Access Counter enable and clear register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [l2_cache_acs_cnt_ctrl](index.html) module"]
pub struct L2_CACHE_ACS_CNT_CTRL_SPEC;
impl crate::RegisterSpec for L2_CACHE_ACS_CNT_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [l2_cache_acs_cnt_ctrl::R](R) reader structure"]
impl crate::Readable for L2_CACHE_ACS_CNT_CTRL_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets L2_CACHE_ACS_CNT_CTRL to value 0"]
impl crate::Resettable for L2_CACHE_ACS_CNT_CTRL_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}