Module esp32c6::uhci0::int_ena

source ·
Expand description

UHCI Interrupt Enable Register

Structs

  • UHCI Interrupt Enable Register
  • Register INT_ENA reader
  • Register INT_ENA writer

Type Definitions

  • Field APP_CTRL0_INT_ENA reader - Set this bit to enable the interrupt of UHCI_APP_CTRL0_INT.
  • Field APP_CTRL0_INT_ENA writer - Set this bit to enable the interrupt of UHCI_APP_CTRL0_INT.
  • Field APP_CTRL1_INT_ENA reader - Set this bit to enable the interrupt of UHCI_APP_CTRL1_INT.
  • Field APP_CTRL1_INT_ENA writer - Set this bit to enable the interrupt of UHCI_APP_CTRL1_INT.
  • Field OUTLINK_EOF_ERR_INT_ENA reader - Set this bit to enable the interrupt of UHCI_OUT_EOF_INT.
  • Field OUTLINK_EOF_ERR_INT_ENA writer - Set this bit to enable the interrupt of UHCI_OUT_EOF_INT.
  • Field RX_HUNG_INT_ENA reader - Set this bit to enable the interrupt of UHCI_RX_HUNG_INT.
  • Field RX_HUNG_INT_ENA writer - Set this bit to enable the interrupt of UHCI_RX_HUNG_INT.
  • Field RX_START_INT_ENA reader - Set this bit to enable the interrupt of UHCI_RX_START_INT.
  • Field RX_START_INT_ENA writer - Set this bit to enable the interrupt of UHCI_RX_START_INT.
  • Field SEND_A_REG_Q_INT_ENA reader - Set this bit to enable the interrupt of UHCI_SEND_A_REG_Q_INT.
  • Field SEND_A_REG_Q_INT_ENA writer - Set this bit to enable the interrupt of UHCI_SEND_A_REG_Q_INT.
  • Field SEND_S_REG_Q_INT_ENA reader - Set this bit to enable the interrupt of UHCI_SEND_S_REG_Q_INT.
  • Field SEND_S_REG_Q_INT_ENA writer - Set this bit to enable the interrupt of UHCI_SEND_S_REG_Q_INT.
  • Field TX_HUNG_INT_ENA reader - Set this bit to enable the interrupt of UHCI_TX_HUNG_INT.
  • Field TX_HUNG_INT_ENA writer - Set this bit to enable the interrupt of UHCI_TX_HUNG_INT.
  • Field TX_START_INT_ENA reader - Set this bit to enable the interrupt of UHCI_TX_START_INT.
  • Field TX_START_INT_ENA writer - Set this bit to enable the interrupt of UHCI_TX_START_INT.