1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

#[doc = "Register `HP_CK_CNTL` reader"]
pub type R = crate::R<HP_CK_CNTL_SPEC>;
#[doc = "Register `HP_CK_CNTL` writer"]
pub type W = crate::W<HP_CK_CNTL_SPEC>;
#[doc = "Field `MODIFY_ICG_CNTL_WAIT` reader - need_des"]
pub type MODIFY_ICG_CNTL_WAIT_R = crate::FieldReader;
#[doc = "Field `MODIFY_ICG_CNTL_WAIT` writer - need_des"]
pub type MODIFY_ICG_CNTL_WAIT_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `SWITCH_ICG_CNTL_WAIT` reader - need_des"]
pub type SWITCH_ICG_CNTL_WAIT_R = crate::FieldReader;
#[doc = "Field `SWITCH_ICG_CNTL_WAIT` writer - need_des"]
pub type SWITCH_ICG_CNTL_WAIT_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    #[doc = "Bits 0:7 - need_des"]
    #[inline(always)]
    pub fn modify_icg_cntl_wait(&self) -> MODIFY_ICG_CNTL_WAIT_R {
        MODIFY_ICG_CNTL_WAIT_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 8:15 - need_des"]
    #[inline(always)]
    pub fn switch_icg_cntl_wait(&self) -> SWITCH_ICG_CNTL_WAIT_R {
        SWITCH_ICG_CNTL_WAIT_R::new(((self.bits >> 8) & 0xff) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HP_CK_CNTL")
            .field("modify_icg_cntl_wait", &self.modify_icg_cntl_wait())
            .field("switch_icg_cntl_wait", &self.switch_icg_cntl_wait())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:7 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn modify_icg_cntl_wait(&mut self) -> MODIFY_ICG_CNTL_WAIT_W<HP_CK_CNTL_SPEC> {
        MODIFY_ICG_CNTL_WAIT_W::new(self, 0)
    }
    #[doc = "Bits 8:15 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn switch_icg_cntl_wait(&mut self) -> SWITCH_ICG_CNTL_WAIT_W<HP_CK_CNTL_SPEC> {
        SWITCH_ICG_CNTL_WAIT_W::new(self, 8)
    }
}
#[doc = "need_des\n\nYou can [`read`](crate::Reg::read) this register and get [`hp_ck_cntl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`hp_ck_cntl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct HP_CK_CNTL_SPEC;
impl crate::RegisterSpec for HP_CK_CNTL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`hp_ck_cntl::R`](R) reader structure"]
impl crate::Readable for HP_CK_CNTL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`hp_ck_cntl::W`](W) writer structure"]
impl crate::Writable for HP_CK_CNTL_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets HP_CK_CNTL to value 0x0a0a"]
impl crate::Resettable for HP_CK_CNTL_SPEC {
    const RESET_VALUE: u32 = 0x0a0a;
}