Module esp32c6::dma::ch::out_conf0

source ·
Expand description

Configure 0 register of Tx channel 1

Structs§

Type Aliases§

  • Field OUTDSCR_BURST_EN reader - Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link descriptor when accessing internal SRAM.
  • Field OUTDSCR_BURST_EN writer - Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link descriptor when accessing internal SRAM.
  • Field OUT_AUTO_WRBACK reader - Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted.
  • Field OUT_AUTO_WRBACK writer - Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted.
  • Field OUT_DATA_BURST_EN reader - Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data when accessing internal SRAM.
  • Field OUT_DATA_BURST_EN writer - Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data when accessing internal SRAM.
  • Field OUT_EOF_MODE reader - EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is generated when data need to transmit has been popped from FIFO in DMA
  • Field OUT_EOF_MODE writer - EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is generated when data need to transmit has been popped from FIFO in DMA
  • Field OUT_ETM_EN reader - Set this bit to 1 to enable etm control mode, dma Tx channel 1 is triggered by etm task.
  • Field OUT_ETM_EN writer - Set this bit to 1 to enable etm control mode, dma Tx channel 1 is triggered by etm task.
  • Field OUT_LOOP_TEST reader - reserved
  • Field OUT_LOOP_TEST writer - reserved
  • Field OUT_RST reader - This bit is used to reset DMA channel 1 Tx FSM and Tx FIFO pointer.
  • Field OUT_RST writer - This bit is used to reset DMA channel 1 Tx FSM and Tx FIFO pointer.
  • Register OUT_CONF0 reader
  • Register OUT_CONF0 writer