1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132

#[doc = "Register `HP_ACTIVE_SYSCLK` reader"]
pub type R = crate::R<HP_ACTIVE_SYSCLK_SPEC>;
#[doc = "Register `HP_ACTIVE_SYSCLK` writer"]
pub type W = crate::W<HP_ACTIVE_SYSCLK_SPEC>;
#[doc = "Field `HP_ACTIVE_DIG_SYS_CLK_NO_DIV` reader - need_des"]
pub type HP_ACTIVE_DIG_SYS_CLK_NO_DIV_R = crate::BitReader;
#[doc = "Field `HP_ACTIVE_DIG_SYS_CLK_NO_DIV` writer - need_des"]
pub type HP_ACTIVE_DIG_SYS_CLK_NO_DIV_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HP_ACTIVE_ICG_SYS_CLOCK_EN` reader - need_des"]
pub type HP_ACTIVE_ICG_SYS_CLOCK_EN_R = crate::BitReader;
#[doc = "Field `HP_ACTIVE_ICG_SYS_CLOCK_EN` writer - need_des"]
pub type HP_ACTIVE_ICG_SYS_CLOCK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HP_ACTIVE_SYS_CLK_SLP_SEL` reader - need_des"]
pub type HP_ACTIVE_SYS_CLK_SLP_SEL_R = crate::BitReader;
#[doc = "Field `HP_ACTIVE_SYS_CLK_SLP_SEL` writer - need_des"]
pub type HP_ACTIVE_SYS_CLK_SLP_SEL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HP_ACTIVE_ICG_SLP_SEL` reader - need_des"]
pub type HP_ACTIVE_ICG_SLP_SEL_R = crate::BitReader;
#[doc = "Field `HP_ACTIVE_ICG_SLP_SEL` writer - need_des"]
pub type HP_ACTIVE_ICG_SLP_SEL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HP_ACTIVE_DIG_SYS_CLK_SEL` reader - need_des"]
pub type HP_ACTIVE_DIG_SYS_CLK_SEL_R = crate::FieldReader;
#[doc = "Field `HP_ACTIVE_DIG_SYS_CLK_SEL` writer - need_des"]
pub type HP_ACTIVE_DIG_SYS_CLK_SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
impl R {
    #[doc = "Bit 26 - need_des"]
    #[inline(always)]
    pub fn hp_active_dig_sys_clk_no_div(&self) -> HP_ACTIVE_DIG_SYS_CLK_NO_DIV_R {
        HP_ACTIVE_DIG_SYS_CLK_NO_DIV_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - need_des"]
    #[inline(always)]
    pub fn hp_active_icg_sys_clock_en(&self) -> HP_ACTIVE_ICG_SYS_CLOCK_EN_R {
        HP_ACTIVE_ICG_SYS_CLOCK_EN_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - need_des"]
    #[inline(always)]
    pub fn hp_active_sys_clk_slp_sel(&self) -> HP_ACTIVE_SYS_CLK_SLP_SEL_R {
        HP_ACTIVE_SYS_CLK_SLP_SEL_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - need_des"]
    #[inline(always)]
    pub fn hp_active_icg_slp_sel(&self) -> HP_ACTIVE_ICG_SLP_SEL_R {
        HP_ACTIVE_ICG_SLP_SEL_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bits 30:31 - need_des"]
    #[inline(always)]
    pub fn hp_active_dig_sys_clk_sel(&self) -> HP_ACTIVE_DIG_SYS_CLK_SEL_R {
        HP_ACTIVE_DIG_SYS_CLK_SEL_R::new(((self.bits >> 30) & 3) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HP_ACTIVE_SYSCLK")
            .field(
                "hp_active_dig_sys_clk_no_div",
                &self.hp_active_dig_sys_clk_no_div(),
            )
            .field(
                "hp_active_icg_sys_clock_en",
                &self.hp_active_icg_sys_clock_en(),
            )
            .field(
                "hp_active_sys_clk_slp_sel",
                &self.hp_active_sys_clk_slp_sel(),
            )
            .field("hp_active_icg_slp_sel", &self.hp_active_icg_slp_sel())
            .field(
                "hp_active_dig_sys_clk_sel",
                &self.hp_active_dig_sys_clk_sel(),
            )
            .finish()
    }
}
impl W {
    #[doc = "Bit 26 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_active_dig_sys_clk_no_div(
        &mut self,
    ) -> HP_ACTIVE_DIG_SYS_CLK_NO_DIV_W<HP_ACTIVE_SYSCLK_SPEC> {
        HP_ACTIVE_DIG_SYS_CLK_NO_DIV_W::new(self, 26)
    }
    #[doc = "Bit 27 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_active_icg_sys_clock_en(
        &mut self,
    ) -> HP_ACTIVE_ICG_SYS_CLOCK_EN_W<HP_ACTIVE_SYSCLK_SPEC> {
        HP_ACTIVE_ICG_SYS_CLOCK_EN_W::new(self, 27)
    }
    #[doc = "Bit 28 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_active_sys_clk_slp_sel(
        &mut self,
    ) -> HP_ACTIVE_SYS_CLK_SLP_SEL_W<HP_ACTIVE_SYSCLK_SPEC> {
        HP_ACTIVE_SYS_CLK_SLP_SEL_W::new(self, 28)
    }
    #[doc = "Bit 29 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_active_icg_slp_sel(&mut self) -> HP_ACTIVE_ICG_SLP_SEL_W<HP_ACTIVE_SYSCLK_SPEC> {
        HP_ACTIVE_ICG_SLP_SEL_W::new(self, 29)
    }
    #[doc = "Bits 30:31 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_active_dig_sys_clk_sel(
        &mut self,
    ) -> HP_ACTIVE_DIG_SYS_CLK_SEL_W<HP_ACTIVE_SYSCLK_SPEC> {
        HP_ACTIVE_DIG_SYS_CLK_SEL_W::new(self, 30)
    }
}
#[doc = "need_des\n\nYou can [`read`](crate::Reg::read) this register and get [`hp_active_sysclk::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`hp_active_sysclk::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct HP_ACTIVE_SYSCLK_SPEC;
impl crate::RegisterSpec for HP_ACTIVE_SYSCLK_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`hp_active_sysclk::R`](R) reader structure"]
impl crate::Readable for HP_ACTIVE_SYSCLK_SPEC {}
#[doc = "`write(|w| ..)` method takes [`hp_active_sysclk::W`](W) writer structure"]
impl crate::Writable for HP_ACTIVE_SYSCLK_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets HP_ACTIVE_SYSCLK to value 0"]
impl crate::Resettable for HP_ACTIVE_SYSCLK_SPEC {
    const RESET_VALUE: u32 = 0;
}