1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

#[doc = "Register `L2_CACHE_PRELOCK_SCT1_ADDR` reader"]
pub type R = crate::R<L2_CACHE_PRELOCK_SCT1_ADDR_SPEC>;
#[doc = "Field `L2_CACHE_PRELOCK_SCT1_ADDR` reader - Those bits are used to configure the start virtual address of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_SIZE_REG"]
pub type L2_CACHE_PRELOCK_SCT1_ADDR_R = crate::FieldReader<u32>;
impl R {
    #[doc = "Bits 0:31 - Those bits are used to configure the start virtual address of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_SIZE_REG"]
    #[inline(always)]
    pub fn l2_cache_prelock_sct1_addr(&self) -> L2_CACHE_PRELOCK_SCT1_ADDR_R {
        L2_CACHE_PRELOCK_SCT1_ADDR_R::new(self.bits)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("L2_CACHE_PRELOCK_SCT1_ADDR")
            .field(
                "l2_cache_prelock_sct1_addr",
                &self.l2_cache_prelock_sct1_addr(),
            )
            .finish()
    }
}
#[doc = "L2 Cache prelock section1 address configure register\n\nYou can [`read`](crate::Reg::read) this register and get [`l2_cache_prelock_sct1_addr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct L2_CACHE_PRELOCK_SCT1_ADDR_SPEC;
impl crate::RegisterSpec for L2_CACHE_PRELOCK_SCT1_ADDR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`l2_cache_prelock_sct1_addr::R`](R) reader structure"]
impl crate::Readable for L2_CACHE_PRELOCK_SCT1_ADDR_SPEC {}
#[doc = "`reset()` method sets L2_CACHE_PRELOCK_SCT1_ADDR to value 0"]
impl crate::Resettable for L2_CACHE_PRELOCK_SCT1_ADDR_SPEC {
    const RESET_VALUE: u32 = 0;
}