1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80

#[doc = "Register `L1_CACHE_SYNC_RST_CTRL` reader"]
pub type R = crate::R<L1_CACHE_SYNC_RST_CTRL_SPEC>;
#[doc = "Register `L1_CACHE_SYNC_RST_CTRL` writer"]
pub type W = crate::W<L1_CACHE_SYNC_RST_CTRL_SPEC>;
#[doc = "Field `L1_ICACHE0_SYNC_RST` reader - set this bit to reset sync-logic inside L1-ICache0. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."]
pub type L1_ICACHE0_SYNC_RST_R = crate::BitReader;
#[doc = "Field `L1_ICACHE1_SYNC_RST` reader - set this bit to reset sync-logic inside L1-ICache1. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."]
pub type L1_ICACHE1_SYNC_RST_R = crate::BitReader;
#[doc = "Field `L1_ICACHE2_SYNC_RST` reader - Reserved"]
pub type L1_ICACHE2_SYNC_RST_R = crate::BitReader;
#[doc = "Field `L1_ICACHE3_SYNC_RST` reader - Reserved"]
pub type L1_ICACHE3_SYNC_RST_R = crate::BitReader;
#[doc = "Field `L1_CACHE_SYNC_RST` reader - set this bit to reset sync-logic inside L1-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."]
pub type L1_CACHE_SYNC_RST_R = crate::BitReader;
#[doc = "Field `L1_CACHE_SYNC_RST` writer - set this bit to reset sync-logic inside L1-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."]
pub type L1_CACHE_SYNC_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - set this bit to reset sync-logic inside L1-ICache0. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."]
    #[inline(always)]
    pub fn l1_icache0_sync_rst(&self) -> L1_ICACHE0_SYNC_RST_R {
        L1_ICACHE0_SYNC_RST_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - set this bit to reset sync-logic inside L1-ICache1. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."]
    #[inline(always)]
    pub fn l1_icache1_sync_rst(&self) -> L1_ICACHE1_SYNC_RST_R {
        L1_ICACHE1_SYNC_RST_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Reserved"]
    #[inline(always)]
    pub fn l1_icache2_sync_rst(&self) -> L1_ICACHE2_SYNC_RST_R {
        L1_ICACHE2_SYNC_RST_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Reserved"]
    #[inline(always)]
    pub fn l1_icache3_sync_rst(&self) -> L1_ICACHE3_SYNC_RST_R {
        L1_ICACHE3_SYNC_RST_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - set this bit to reset sync-logic inside L1-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."]
    #[inline(always)]
    pub fn l1_cache_sync_rst(&self) -> L1_CACHE_SYNC_RST_R {
        L1_CACHE_SYNC_RST_R::new(((self.bits >> 4) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("L1_CACHE_SYNC_RST_CTRL")
            .field("l1_icache0_sync_rst", &self.l1_icache0_sync_rst())
            .field("l1_icache1_sync_rst", &self.l1_icache1_sync_rst())
            .field("l1_icache2_sync_rst", &self.l1_icache2_sync_rst())
            .field("l1_icache3_sync_rst", &self.l1_icache3_sync_rst())
            .field("l1_cache_sync_rst", &self.l1_cache_sync_rst())
            .finish()
    }
}
impl W {
    #[doc = "Bit 4 - set this bit to reset sync-logic inside L1-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs."]
    #[inline(always)]
    #[must_use]
    pub fn l1_cache_sync_rst(&mut self) -> L1_CACHE_SYNC_RST_W<L1_CACHE_SYNC_RST_CTRL_SPEC> {
        L1_CACHE_SYNC_RST_W::new(self, 4)
    }
}
#[doc = "Cache Sync Reset control register\n\nYou can [`read`](crate::Reg::read) this register and get [`l1_cache_sync_rst_ctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`l1_cache_sync_rst_ctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct L1_CACHE_SYNC_RST_CTRL_SPEC;
impl crate::RegisterSpec for L1_CACHE_SYNC_RST_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`l1_cache_sync_rst_ctrl::R`](R) reader structure"]
impl crate::Readable for L1_CACHE_SYNC_RST_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`l1_cache_sync_rst_ctrl::W`](W) writer structure"]
impl crate::Writable for L1_CACHE_SYNC_RST_CTRL_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets L1_CACHE_SYNC_RST_CTRL to value 0"]
impl crate::Resettable for L1_CACHE_SYNC_RST_CTRL_SPEC {
    const RESET_VALUE: u32 = 0;
}