1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152

#[doc = "Register `ETM_TASK_P7_CFG` reader"]
pub type R = crate::R<ETM_TASK_P7_CFG_SPEC>;
#[doc = "Register `ETM_TASK_P7_CFG` writer"]
pub type W = crate::W<ETM_TASK_P7_CFG_SPEC>;
#[doc = "Field `ETM_TASK_GPIO28_EN` reader - Enable bit of GPIO response etm task."]
pub type ETM_TASK_GPIO28_EN_R = crate::BitReader;
#[doc = "Field `ETM_TASK_GPIO28_EN` writer - Enable bit of GPIO response etm task."]
pub type ETM_TASK_GPIO28_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ETM_TASK_GPIO28_SEL` reader - GPIO choose a etm task channel."]
pub type ETM_TASK_GPIO28_SEL_R = crate::FieldReader;
#[doc = "Field `ETM_TASK_GPIO28_SEL` writer - GPIO choose a etm task channel."]
pub type ETM_TASK_GPIO28_SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
#[doc = "Field `ETM_TASK_GPIO29_EN` reader - Enable bit of GPIO response etm task."]
pub type ETM_TASK_GPIO29_EN_R = crate::BitReader;
#[doc = "Field `ETM_TASK_GPIO29_EN` writer - Enable bit of GPIO response etm task."]
pub type ETM_TASK_GPIO29_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ETM_TASK_GPIO29_SEL` reader - GPIO choose a etm task channel."]
pub type ETM_TASK_GPIO29_SEL_R = crate::FieldReader;
#[doc = "Field `ETM_TASK_GPIO29_SEL` writer - GPIO choose a etm task channel."]
pub type ETM_TASK_GPIO29_SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
#[doc = "Field `ETM_TASK_GPIO30_EN` reader - Enable bit of GPIO response etm task."]
pub type ETM_TASK_GPIO30_EN_R = crate::BitReader;
#[doc = "Field `ETM_TASK_GPIO30_EN` writer - Enable bit of GPIO response etm task."]
pub type ETM_TASK_GPIO30_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ETM_TASK_GPIO30_SEL` reader - GPIO choose a etm task channel."]
pub type ETM_TASK_GPIO30_SEL_R = crate::FieldReader;
#[doc = "Field `ETM_TASK_GPIO30_SEL` writer - GPIO choose a etm task channel."]
pub type ETM_TASK_GPIO30_SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
impl R {
    #[doc = "Bit 0 - Enable bit of GPIO response etm task."]
    #[inline(always)]
    pub fn etm_task_gpio28_en(&self) -> ETM_TASK_GPIO28_EN_R {
        ETM_TASK_GPIO28_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 1:3 - GPIO choose a etm task channel."]
    #[inline(always)]
    pub fn etm_task_gpio28_sel(&self) -> ETM_TASK_GPIO28_SEL_R {
        ETM_TASK_GPIO28_SEL_R::new(((self.bits >> 1) & 7) as u8)
    }
    #[doc = "Bit 8 - Enable bit of GPIO response etm task."]
    #[inline(always)]
    pub fn etm_task_gpio29_en(&self) -> ETM_TASK_GPIO29_EN_R {
        ETM_TASK_GPIO29_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bits 9:11 - GPIO choose a etm task channel."]
    #[inline(always)]
    pub fn etm_task_gpio29_sel(&self) -> ETM_TASK_GPIO29_SEL_R {
        ETM_TASK_GPIO29_SEL_R::new(((self.bits >> 9) & 7) as u8)
    }
    #[doc = "Bit 16 - Enable bit of GPIO response etm task."]
    #[inline(always)]
    pub fn etm_task_gpio30_en(&self) -> ETM_TASK_GPIO30_EN_R {
        ETM_TASK_GPIO30_EN_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bits 17:19 - GPIO choose a etm task channel."]
    #[inline(always)]
    pub fn etm_task_gpio30_sel(&self) -> ETM_TASK_GPIO30_SEL_R {
        ETM_TASK_GPIO30_SEL_R::new(((self.bits >> 17) & 7) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ETM_TASK_P7_CFG")
            .field(
                "etm_task_gpio28_en",
                &format_args!("{}", self.etm_task_gpio28_en().bit()),
            )
            .field(
                "etm_task_gpio28_sel",
                &format_args!("{}", self.etm_task_gpio28_sel().bits()),
            )
            .field(
                "etm_task_gpio29_en",
                &format_args!("{}", self.etm_task_gpio29_en().bit()),
            )
            .field(
                "etm_task_gpio29_sel",
                &format_args!("{}", self.etm_task_gpio29_sel().bits()),
            )
            .field(
                "etm_task_gpio30_en",
                &format_args!("{}", self.etm_task_gpio30_en().bit()),
            )
            .field(
                "etm_task_gpio30_sel",
                &format_args!("{}", self.etm_task_gpio30_sel().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<ETM_TASK_P7_CFG_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - Enable bit of GPIO response etm task."]
    #[inline(always)]
    #[must_use]
    pub fn etm_task_gpio28_en(&mut self) -> ETM_TASK_GPIO28_EN_W<ETM_TASK_P7_CFG_SPEC> {
        ETM_TASK_GPIO28_EN_W::new(self, 0)
    }
    #[doc = "Bits 1:3 - GPIO choose a etm task channel."]
    #[inline(always)]
    #[must_use]
    pub fn etm_task_gpio28_sel(&mut self) -> ETM_TASK_GPIO28_SEL_W<ETM_TASK_P7_CFG_SPEC> {
        ETM_TASK_GPIO28_SEL_W::new(self, 1)
    }
    #[doc = "Bit 8 - Enable bit of GPIO response etm task."]
    #[inline(always)]
    #[must_use]
    pub fn etm_task_gpio29_en(&mut self) -> ETM_TASK_GPIO29_EN_W<ETM_TASK_P7_CFG_SPEC> {
        ETM_TASK_GPIO29_EN_W::new(self, 8)
    }
    #[doc = "Bits 9:11 - GPIO choose a etm task channel."]
    #[inline(always)]
    #[must_use]
    pub fn etm_task_gpio29_sel(&mut self) -> ETM_TASK_GPIO29_SEL_W<ETM_TASK_P7_CFG_SPEC> {
        ETM_TASK_GPIO29_SEL_W::new(self, 9)
    }
    #[doc = "Bit 16 - Enable bit of GPIO response etm task."]
    #[inline(always)]
    #[must_use]
    pub fn etm_task_gpio30_en(&mut self) -> ETM_TASK_GPIO30_EN_W<ETM_TASK_P7_CFG_SPEC> {
        ETM_TASK_GPIO30_EN_W::new(self, 16)
    }
    #[doc = "Bits 17:19 - GPIO choose a etm task channel."]
    #[inline(always)]
    #[must_use]
    pub fn etm_task_gpio30_sel(&mut self) -> ETM_TASK_GPIO30_SEL_W<ETM_TASK_P7_CFG_SPEC> {
        ETM_TASK_GPIO30_SEL_W::new(self, 17)
    }
}
#[doc = "Etm Configure Register to decide which GPIO been chosen\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`etm_task_p7_cfg::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`etm_task_p7_cfg::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ETM_TASK_P7_CFG_SPEC;
impl crate::RegisterSpec for ETM_TASK_P7_CFG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`etm_task_p7_cfg::R`](R) reader structure"]
impl crate::Readable for ETM_TASK_P7_CFG_SPEC {}
#[doc = "`write(|w| ..)` method takes [`etm_task_p7_cfg::W`](W) writer structure"]
impl crate::Writable for ETM_TASK_P7_CFG_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ETM_TASK_P7_CFG to value 0"]
impl crate::Resettable for ETM_TASK_P7_CFG_SPEC {
    const RESET_VALUE: u32 = 0;
}