1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197

#[doc = "Register `DMA_APBPERI_AES_PMS_CONSTRAIN_1` writer"]
pub struct W(crate::W<DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0` writer - dma_apbperi_aes_pms_constrain_sram_world_0_pms_0"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x03) | (value as u32 & 0x03);
        self.w
    }
}
#[doc = "Field `DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1` writer - dma_apbperi_aes_pms_constrain_sram_world_0_pms_1"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 2)) | ((value as u32 & 0x03) << 2);
        self.w
    }
}
#[doc = "Field `DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2` writer - dma_apbperi_aes_pms_constrain_sram_world_0_pms_2"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 4)) | ((value as u32 & 0x03) << 4);
        self.w
    }
}
#[doc = "Field `DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3` writer - dma_apbperi_aes_pms_constrain_sram_world_0_pms_3"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 6)) | ((value as u32 & 0x03) << 6);
        self.w
    }
}
#[doc = "Field `DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0` writer - dma_apbperi_aes_pms_constrain_sram_world_1_pms_0"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 12)) | ((value as u32 & 0x03) << 12);
        self.w
    }
}
#[doc = "Field `DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1` writer - dma_apbperi_aes_pms_constrain_sram_world_1_pms_1"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 14)) | ((value as u32 & 0x03) << 14);
        self.w
    }
}
#[doc = "Field `DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2` writer - dma_apbperi_aes_pms_constrain_sram_world_1_pms_2"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 16)) | ((value as u32 & 0x03) << 16);
        self.w
    }
}
#[doc = "Field `DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3` writer - dma_apbperi_aes_pms_constrain_sram_world_1_pms_3"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 18)) | ((value as u32 & 0x03) << 18);
        self.w
    }
}
impl W {
    #[doc = "Bits 0:1 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_0"]
    #[inline(always)]
    pub fn dma_apbperi_aes_pms_constrain_sram_world_0_pms_0(
        &mut self,
    ) -> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W {
        DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W { w: self }
    }
    #[doc = "Bits 2:3 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_1"]
    #[inline(always)]
    pub fn dma_apbperi_aes_pms_constrain_sram_world_0_pms_1(
        &mut self,
    ) -> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W {
        DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W { w: self }
    }
    #[doc = "Bits 4:5 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_2"]
    #[inline(always)]
    pub fn dma_apbperi_aes_pms_constrain_sram_world_0_pms_2(
        &mut self,
    ) -> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W {
        DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W { w: self }
    }
    #[doc = "Bits 6:7 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_3"]
    #[inline(always)]
    pub fn dma_apbperi_aes_pms_constrain_sram_world_0_pms_3(
        &mut self,
    ) -> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W {
        DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W { w: self }
    }
    #[doc = "Bits 12:13 - dma_apbperi_aes_pms_constrain_sram_world_1_pms_0"]
    #[inline(always)]
    pub fn dma_apbperi_aes_pms_constrain_sram_world_1_pms_0(
        &mut self,
    ) -> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W {
        DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W { w: self }
    }
    #[doc = "Bits 14:15 - dma_apbperi_aes_pms_constrain_sram_world_1_pms_1"]
    #[inline(always)]
    pub fn dma_apbperi_aes_pms_constrain_sram_world_1_pms_1(
        &mut self,
    ) -> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W {
        DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W { w: self }
    }
    #[doc = "Bits 16:17 - dma_apbperi_aes_pms_constrain_sram_world_1_pms_2"]
    #[inline(always)]
    pub fn dma_apbperi_aes_pms_constrain_sram_world_1_pms_2(
        &mut self,
    ) -> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W {
        DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W { w: self }
    }
    #[doc = "Bits 18:19 - dma_apbperi_aes_pms_constrain_sram_world_1_pms_3"]
    #[inline(always)]
    pub fn dma_apbperi_aes_pms_constrain_sram_world_1_pms_3(
        &mut self,
    ) -> DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W {
        DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma_apbperi_aes_pms_constrain_1](index.html) module"]
pub struct DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC;
impl crate::RegisterSpec for DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [dma_apbperi_aes_pms_constrain_1::W](W) writer structure"]
impl crate::Writable for DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets DMA_APBPERI_AES_PMS_CONSTRAIN_1 to value 0x000f_f0ff"]
impl crate::Resettable for DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x000f_f0ff
    }
}