1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
#[doc = "Register `CORE_0_PIF_PMS_CONSTRAIN_3` writer"]
pub struct W(crate::W<CORE_0_PIF_PMS_CONSTRAIN_3_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<CORE_0_PIF_PMS_CONSTRAIN_3_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<CORE_0_PIF_PMS_CONSTRAIN_3_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<CORE_0_PIF_PMS_CONSTRAIN_3_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2` writer - core_0_pif_pms_constrain_world_0_spi_2"]
pub struct CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_W<'a> {
w: &'a mut W,
}
impl<'a> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !0x03) | (value as u32 & 0x03);
self.w
}
}
#[doc = "Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL` writer - core_0_pif_pms_constrain_world_0_apb_ctrl"]
pub struct CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_W<'a> {
w: &'a mut W,
}
impl<'a> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 4)) | ((value as u32 & 0x03) << 4);
self.w
}
}
#[doc = "Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN` writer - core_0_pif_pms_constrain_world_0_can"]
pub struct CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_W<'a> {
w: &'a mut W,
}
impl<'a> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 10)) | ((value as u32 & 0x03) << 10);
self.w
}
}
#[doc = "Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1` writer - core_0_pif_pms_constrain_world_0_i2s1"]
pub struct CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_W<'a> {
w: &'a mut W,
}
impl<'a> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 14)) | ((value as u32 & 0x03) << 14);
self.w
}
}
#[doc = "Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT` writer - core_0_pif_pms_constrain_world_0_rwbt"]
pub struct CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_W<'a> {
w: &'a mut W,
}
impl<'a> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 22)) | ((value as u32 & 0x03) << 22);
self.w
}
}
#[doc = "Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC` writer - core_0_pif_pms_constrain_world_0_wifimac"]
pub struct CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_W<'a> {
w: &'a mut W,
}
impl<'a> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 26)) | ((value as u32 & 0x03) << 26);
self.w
}
}
#[doc = "Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR` writer - core_0_pif_pms_constrain_world_0_pwr"]
pub struct CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_W<'a> {
w: &'a mut W,
}
impl<'a> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_W<'a> {
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x03 << 28)) | ((value as u32 & 0x03) << 28);
self.w
}
}
impl W {
#[doc = "Bits 0:1 - core_0_pif_pms_constrain_world_0_spi_2"]
#[inline(always)]
pub fn core_0_pif_pms_constrain_world_0_spi_2(
&mut self,
) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_W {
CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_W { w: self }
}
#[doc = "Bits 4:5 - core_0_pif_pms_constrain_world_0_apb_ctrl"]
#[inline(always)]
pub fn core_0_pif_pms_constrain_world_0_apb_ctrl(
&mut self,
) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_W {
CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_W { w: self }
}
#[doc = "Bits 10:11 - core_0_pif_pms_constrain_world_0_can"]
#[inline(always)]
pub fn core_0_pif_pms_constrain_world_0_can(
&mut self,
) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_W {
CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_W { w: self }
}
#[doc = "Bits 14:15 - core_0_pif_pms_constrain_world_0_i2s1"]
#[inline(always)]
pub fn core_0_pif_pms_constrain_world_0_i2s1(
&mut self,
) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_W {
CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_W { w: self }
}
#[doc = "Bits 22:23 - core_0_pif_pms_constrain_world_0_rwbt"]
#[inline(always)]
pub fn core_0_pif_pms_constrain_world_0_rwbt(
&mut self,
) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_W {
CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_W { w: self }
}
#[doc = "Bits 26:27 - core_0_pif_pms_constrain_world_0_wifimac"]
#[inline(always)]
pub fn core_0_pif_pms_constrain_world_0_wifimac(
&mut self,
) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_W {
CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_W { w: self }
}
#[doc = "Bits 28:29 - core_0_pif_pms_constrain_world_0_pwr"]
#[inline(always)]
pub fn core_0_pif_pms_constrain_world_0_pwr(
&mut self,
) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_W {
CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3_REG\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [core_0_pif_pms_constrain_3](index.html) module"]
pub struct CORE_0_PIF_PMS_CONSTRAIN_3_SPEC;
impl crate::RegisterSpec for CORE_0_PIF_PMS_CONSTRAIN_3_SPEC {
type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [core_0_pif_pms_constrain_3::W](W) writer structure"]
impl crate::Writable for CORE_0_PIF_PMS_CONSTRAIN_3_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets CORE_0_PIF_PMS_CONSTRAIN_3 to value 0x3cc0_cc33"]
impl crate::Resettable for CORE_0_PIF_PMS_CONSTRAIN_3_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x3cc0_cc33
}
}