1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
#[doc = "Register `INT_ENA` reader"]
pub struct R(crate::R<INT_ENA_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<INT_ENA_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<INT_ENA_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<INT_ENA_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `INT_ENA` writer"]
pub struct W(crate::W<INT_ENA_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<INT_ENA_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<INT_ENA_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<INT_ENA_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `PER_END_INT_ENA` reader - The enable bit for SPI_MEM_PER_END_INT interrupt."]
pub struct PER_END_INT_ENA_R(crate::FieldReader<bool, bool>);
impl PER_END_INT_ENA_R {
pub(crate) fn new(bits: bool) -> Self {
PER_END_INT_ENA_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for PER_END_INT_ENA_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `PER_END_INT_ENA` writer - The enable bit for SPI_MEM_PER_END_INT interrupt."]
pub struct PER_END_INT_ENA_W<'a> {
w: &'a mut W,
}
impl<'a> PER_END_INT_ENA_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !0x01) | (value as u32 & 0x01);
self.w
}
}
#[doc = "Field `PES_END_INT_ENA` reader - The enable bit for SPI_MEM_PES_END_INT interrupt."]
pub struct PES_END_INT_ENA_R(crate::FieldReader<bool, bool>);
impl PES_END_INT_ENA_R {
pub(crate) fn new(bits: bool) -> Self {
PES_END_INT_ENA_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for PES_END_INT_ENA_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `PES_END_INT_ENA` writer - The enable bit for SPI_MEM_PES_END_INT interrupt."]
pub struct PES_END_INT_ENA_W<'a> {
w: &'a mut W,
}
impl<'a> PES_END_INT_ENA_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 1)) | ((value as u32 & 0x01) << 1);
self.w
}
}
#[doc = "Field `WPE_END_INT_ENA` reader - The enable bit for SPI_MEM_WPE_END_INT interrupt."]
pub struct WPE_END_INT_ENA_R(crate::FieldReader<bool, bool>);
impl WPE_END_INT_ENA_R {
pub(crate) fn new(bits: bool) -> Self {
WPE_END_INT_ENA_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for WPE_END_INT_ENA_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `WPE_END_INT_ENA` writer - The enable bit for SPI_MEM_WPE_END_INT interrupt."]
pub struct WPE_END_INT_ENA_W<'a> {
w: &'a mut W,
}
impl<'a> WPE_END_INT_ENA_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 2)) | ((value as u32 & 0x01) << 2);
self.w
}
}
#[doc = "Field `SLV_ST_END_INT_ENA` reader - The enable bit for SPI_MEM_SLV_ST_END_INT interrupt."]
pub struct SLV_ST_END_INT_ENA_R(crate::FieldReader<bool, bool>);
impl SLV_ST_END_INT_ENA_R {
pub(crate) fn new(bits: bool) -> Self {
SLV_ST_END_INT_ENA_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for SLV_ST_END_INT_ENA_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `SLV_ST_END_INT_ENA` writer - The enable bit for SPI_MEM_SLV_ST_END_INT interrupt."]
pub struct SLV_ST_END_INT_ENA_W<'a> {
w: &'a mut W,
}
impl<'a> SLV_ST_END_INT_ENA_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 3)) | ((value as u32 & 0x01) << 3);
self.w
}
}
#[doc = "Field `MST_ST_END_INT_ENA` reader - The enable bit for SPI_MEM_MST_ST_END_INT interrupt."]
pub struct MST_ST_END_INT_ENA_R(crate::FieldReader<bool, bool>);
impl MST_ST_END_INT_ENA_R {
pub(crate) fn new(bits: bool) -> Self {
MST_ST_END_INT_ENA_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for MST_ST_END_INT_ENA_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `MST_ST_END_INT_ENA` writer - The enable bit for SPI_MEM_MST_ST_END_INT interrupt."]
pub struct MST_ST_END_INT_ENA_W<'a> {
w: &'a mut W,
}
impl<'a> MST_ST_END_INT_ENA_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 4)) | ((value as u32 & 0x01) << 4);
self.w
}
}
impl R {
#[doc = "Bit 0 - The enable bit for SPI_MEM_PER_END_INT interrupt."]
#[inline(always)]
pub fn per_end_int_ena(&self) -> PER_END_INT_ENA_R {
PER_END_INT_ENA_R::new((self.bits & 0x01) != 0)
}
#[doc = "Bit 1 - The enable bit for SPI_MEM_PES_END_INT interrupt."]
#[inline(always)]
pub fn pes_end_int_ena(&self) -> PES_END_INT_ENA_R {
PES_END_INT_ENA_R::new(((self.bits >> 1) & 0x01) != 0)
}
#[doc = "Bit 2 - The enable bit for SPI_MEM_WPE_END_INT interrupt."]
#[inline(always)]
pub fn wpe_end_int_ena(&self) -> WPE_END_INT_ENA_R {
WPE_END_INT_ENA_R::new(((self.bits >> 2) & 0x01) != 0)
}
#[doc = "Bit 3 - The enable bit for SPI_MEM_SLV_ST_END_INT interrupt."]
#[inline(always)]
pub fn slv_st_end_int_ena(&self) -> SLV_ST_END_INT_ENA_R {
SLV_ST_END_INT_ENA_R::new(((self.bits >> 3) & 0x01) != 0)
}
#[doc = "Bit 4 - The enable bit for SPI_MEM_MST_ST_END_INT interrupt."]
#[inline(always)]
pub fn mst_st_end_int_ena(&self) -> MST_ST_END_INT_ENA_R {
MST_ST_END_INT_ENA_R::new(((self.bits >> 4) & 0x01) != 0)
}
}
impl W {
#[doc = "Bit 0 - The enable bit for SPI_MEM_PER_END_INT interrupt."]
#[inline(always)]
pub fn per_end_int_ena(&mut self) -> PER_END_INT_ENA_W {
PER_END_INT_ENA_W { w: self }
}
#[doc = "Bit 1 - The enable bit for SPI_MEM_PES_END_INT interrupt."]
#[inline(always)]
pub fn pes_end_int_ena(&mut self) -> PES_END_INT_ENA_W {
PES_END_INT_ENA_W { w: self }
}
#[doc = "Bit 2 - The enable bit for SPI_MEM_WPE_END_INT interrupt."]
#[inline(always)]
pub fn wpe_end_int_ena(&mut self) -> WPE_END_INT_ENA_W {
WPE_END_INT_ENA_W { w: self }
}
#[doc = "Bit 3 - The enable bit for SPI_MEM_SLV_ST_END_INT interrupt."]
#[inline(always)]
pub fn slv_st_end_int_ena(&mut self) -> SLV_ST_END_INT_ENA_W {
SLV_ST_END_INT_ENA_W { w: self }
}
#[doc = "Bit 4 - The enable bit for SPI_MEM_MST_ST_END_INT interrupt."]
#[inline(always)]
pub fn mst_st_end_int_ena(&mut self) -> MST_ST_END_INT_ENA_W {
MST_ST_END_INT_ENA_W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "SPI1 interrupt enable register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [int_ena](index.html) module"]
pub struct INT_ENA_SPEC;
impl crate::RegisterSpec for INT_ENA_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [int_ena::R](R) reader structure"]
impl crate::Readable for INT_ENA_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [int_ena::W](W) writer structure"]
impl crate::Writable for INT_ENA_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets INT_ENA to value 0"]
impl crate::Resettable for INT_ENA_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}